Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-08-02
2011-08-02
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S113000, C716S124000, C716S126000, C716S130000, C716S134000, C703S019000
Reexamination Certificate
active
07992122
ABSTRACT:
A method, algorithm, software, architecture and/or system for placing circuit blocks and routing signal paths or connections between the circuit blocks in a circuit design is disclosed. In one embodiment, a method of placing and routing can include: (i) routing signal paths in one or more upper metal layers for connecting circuit blocks; (ii) adjusting the circuit blocks based on electrical characteristics of the signal paths; and (iii) routing in one or more lower metal layers connections between the circuit blocks and the upper layers. The circuit blocks can include standard cells, blocks, or gates configured to implement a logic or timing function, other components, and/or integrated circuits, for example. Embodiments of the present invention can advantageously reduce power consumption and improve timing closure in an automated place-and-route flow.
REFERENCES:
patent: 6230304 (2001-05-01), Groeneveld et al.
patent: 6453446 (2002-09-01), van Ginneken
patent: 6507941 (2003-01-01), Leung et al.
patent: 6519745 (2003-02-01), Srinivas et al.
patent: 6553338 (2003-04-01), Buch et al.
patent: 6725438 (2004-04-01), van Ginneken
patent: 6845494 (2005-01-01), Burks et al.
patent: 6851095 (2005-02-01), Srinivasan et al.
patent: 2002/0112220 (2002-08-01), Miller
patent: 2004/0031010 (2004-02-01), Kaida
patent: 2006/0168551 (2006-07-01), Mukuno
patent: 2006/0277520 (2006-12-01), Gennari
Burstein Michael
Ginzburg Boris
Dinh Paul
Fortney Andrew D.
GG Technology, Inc.
Nguyen Nha T
The Law Offices of Andrew D. Fortney
LandOfFree
Method of placing and routing for power optimization and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of placing and routing for power optimization and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of placing and routing for power optimization and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2719500