Method of operating EEPROM memory cells having transistors...

Details Method of operating EEPROM memory cells having transistors... Method of operating EEPROM memory cells having transistors...

1999-11-15

2001-03-27

Hoang, Huan (Department: 2818)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185020, C365S185290

Reexamination Certificate

active

06208559

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to electrically erasable and programmable read-only memory (EEPROM) devices and more particularly to an improved EEPROM cell and its method of use having smaller layout size, lower program/erase voltage requirements and higher read, erase and programming speeds and better endurance than conventional EEPROMS.
The semiconductor community faces increasingly difficult challenges as it moves into production of semiconductor devices at feature sizes approaching 0.1 micron. Cell designs for typical semiconductor devices must be made more durable, smaller (i.e., scalable), cost effective to manufacture, faster in reading and capable of operating at lower voltages and power to enable manufacturers to compete in the semiconductor industry.
One of the more recent generation of memories facing those challenges, EEPROMS allow their program contents to be electrically programmed bit-by-bit and electrically erased. Conventional erasable programmable read-only memories (EPROMS), by way of contrast, are generally erased in bulk and by the frequently inconvenient technique of exposure to ultraviolet light. EEPROM cells have been recently extensively used in programmable logic devices (PLD's).
Most conventional EEPROM cells are formed of three transistors: a write transistor, a read transistor and a sense transistor. The EEPROM cell is programmed and erased by removing electrons from, or adding electrons to, a floating gate of one of the transistors. In conventional EEPROM cells the read transistor and the sense transistor are connected to the same data (bitline). As a result, when the read transistor is turned on, the sense transistor is effectively used as the storage cell of the EEPROM.
FIG. 1
shows an array of four identical conventional EEPROM memory cell structures designated A, B, C and D which form a portion of a larger array composed of identical memory cell structures. The voltage lines to the other cells in the larger array not depicted in the figure have the symbol “!” as a prefix, just as is the case for cells B, C and D, unless those lines to the other cells are the same lines as are attached to cell A. The EEPROM memory cell A consists of a write transistor
12
a
, a read transistor
14
, a sense transistor
16
, a control gate capacitor C and a tunnel diode TD. Each of the three transistors has drain and source regions marked D and S, respectively. The operation of the conventional EEPROM memory cell A is summarized in Table 1 below.
TABLE 1
SUB-
WBL
ACG
WL
PT
PTG
WLR
STRATE
Program
V
pp
0
V
pp
+ V
t
HiZ
0
V
cc
0
Erase
0
V
pp
+ V
t
V
cc
HiZ
V
pp
V
cc
0
!Program
V
pp
0
0
HiZ
0
0
0
(row)
!Program
0
[?0][V
pp
+ V
t
?]
0
HiZ
0
0
0
(col)
Read
0
0
V
cc
V
pt
0
V
cc
0
When programming the memory cell A, an intermediate pumped programming voltage V
pp
(typically about 11-12 V) is applied to the bitline WBL of the write transistor
12
a
and a relatively high voltage V
pp
+V
t
(typically between 13-15 V) is applied to its wordline WL in order to pass V
pp
through the tunnel diode TD to the sense transistor
16
. Under this bias condition, a voltage drop is present between V
d
and the floating gate FG. Due to the drop, electrons tunnel from the floating gate to V
d
, thereby reducing or eliminating the negative charge on the floating gate of the sense transistor
16
and thus turning on the sense transistor.
When erasing the memory cell A, the relatively high voltage V
pp
+V
t
is applied to the capacitor C from array control gate line ACG. Under this bias condition, a voltage drop is present between the floating gate FG and V
d
. As a result, electrons tunnel from V
d
to floating gate FG, thereby negatively charging FG and turning off the sense transistor
16
.
When reading the contents of the memory cell A, zero volts is applied to the bitline of the write transistor
12
a
. A voltage, V
cc
of about 1.8 V, is applied to the wordline WL and a voltage V
pt
of about 0.6-1.4 V is applied to the drain of the read transistor
14
.
For each operation (read, program, erase), the substrate of the cell (not shown) is held at ground potential. The high voltage V
pp
+V
t
can be generated through an additional circuit (not shown). However, the higher the voltage V
pp
+V
t
needed, the more complex the semiconductor process and circuitry required.
While programming the memory cell A, voltages are applied to the write transistors
12
b
,
12
c
of memory cells B and C. In some cases the same voltages as are applied in cell A are applied to nodes in cells B and C corresponding to nodes in cell A because the voltage lines are shared. In other cases different voltages are applied. For example, bit line WBL applies a voltage V
pp
to the drain of cell B's write transistor
12
b
while word line !WL applies a zero voltage to the gate of that write transistor. As a result, the write transistor of memory cell B experiences a voltage of V
pp
over the oxide of that transistor. The large size of V
pp
, about 11 V, requires that that oxide be thick, about 150 Å, to prevent gate leakage by tunneling across the oxide which could damage the oxide. Similarly, in memory cell C, word line WL applies a high voltage of V
pp
+V
t
to the gate of that cell's write transistor
12
c
while bit line !WBL applies a voltage of zero to the drain of that write transistor, producing a voltage of V
pp
+V
t
across the oxide of that write transistor. As was true of the write transistor
12
b
in cell B, the large size of V
pp
+V
t
, about 12-14 V, also requires that the oxide of the write transistor
12
c
in cell C be thick. A thick oxide, as is well known in the art, renders difficult the scaling down of the transistor of which it is a component, in this case the write transistor.
The non-scalability of the write transistors prevents the scaling down of the entire EEPROM memory cell. The inability to scale down the memory cell size is undesirable because the trend in the electronics industry is to have smaller and smaller memory cells to enable an array of the same physical size to store larger and larger amounts of data.
Another drawback associated with the conventional EEPROM structure is that the thick oxide slows down the speed with which the EEPROM cell can be programmed, erased and read. This problem conflicts with the industry trend of manufacturing faster PLDs.
Thus, there is a need to provide an EEPROM memory cell structure and operating method which provide scalability and faster operating speeds while at the same time using smaller program/erase voltages, thereby increasing the endurance of the EEPROM memory cell.
BRIEF SUMMARY OF THE INVENTION
By way of introduction only, an improved process of programming and erasing an EEPROM memory cell in an array of identical cells uses a reduced voltage on the write transistor of the cell to be programmed or erased and at the same time applies smaller voltages across the relatively thin oxides of the write transistors of the other cells in the array so as to reduce oxide leakage and damage in those cells but without disturbing the information stored in those cells.
An advantage of the present invention is the ability to scale down the size of the EEPROM memory cell.
Another advantage of the present invention is that it requires smaller voltages to program and erase the memory cell.
A feature of the present invention is that because of the smaller gate oxide thicknesses, the overall transistor size can be reduced, thus allowing for faster program, erase and reading speeds.
Another advantage of the present invention is that the gate leakage and damage to the oxide, usually resulting from smaller gate oxide thickness, is avoided.
Another advantage of the present invention is that the source of the write transistor is at a higher voltage, allowing faster programming time.
These and other advantages and features of the present invention will become apparent from the description

Affiliated with

Also associated with

Rating

Method of operating EEPROM memory cells having transistors... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating EEPROM memory cells having transistors..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating EEPROM memory cells having transistors... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2526302