Method of operating data buffer apparatus

Details Method of operating data buffer apparatus Method of operating data buffer apparatus

1987-09-08

1989-10-17

Hecker, Stuart N.

Static information storage and retrieval

Addressing

Byte or page addressing

36518904, 36523004, 365 78, 365221, G11C 800, G11C 700

Patent

active

048751960

ABSTRACT:
An improved First-In, First-Out data buffer and method of operation incorporates a plurality of arrays of random-access memory cells in column and row orientation per array in which all the cells in a row of one array are precharged simultaneously as memory cells are accessed for read or write operations in another array. Also, all the cells in a row of the other array may be precharged as the memory cells in the one array are accessed independently for read or write operations. Accesses to memory cells in addressed rows alternate from one array to another so that the signal conditioning of the memory cells in one array can take place before access in needed and while memory cells are being accessed in another array. Improved status logic unambigously designates the conditions of empty, half full and full, independent of the sequence of data read and write operations. Data signal driver circuitry controls the rate of change of data output signals for improved noise performance and compatibility with external circuitry.

REFERENCES:
patent: 4347587 (1982-08-01), Rao
patent: 4433394 (1984-02-01), Torii et al.
patent: 4636983 (1987-01-01), Young et al.
patent: 4678940 (1987-07-01), Goddard et al.
patent: 4730279 (1988-03-01), Ohtani
patent: 4754433 (1988-06-01), Chin et al.
patent: 4758987 (1988-07-01), Sakui
Electronic Design Report, Jun. 11, 1987, "Rich with Logic, Memory ICs Have Their Specialties", pp. 77-86.
System Design/Memory Systems, Computer Design, Aug. 1, 1986, by Tom Pai, pp. 109-112.
Memory based CMOS FIFO buffors sport large capacities, etc. EDN Magazine; Mar. 18, 1987, pp. 65-74.
FIFOs Rubber-Band Memories to Hold Your System Together, Monolithic Memories, Publication, pp. 8-6 to 8-10.
Asynchronous FIFO's Require Special Attention, 1985 IEEE International Test Conference, paper 13.2, pp. 445-450.
Understanding FIFOs, Cypress Semiconductor Co. Publication, pp. 6-23 to 6-34.
CMOS Parallel First-In/First-Out FIFO, Integrated Device Technology, Inc., Jul. 1986 Data Sheet.
CMOS Parallel-Serial FIFO; Integrated Device Technology, Inc. Publication, Oct. 1986, pp. 1-27.

Affiliated with

Also associated with

Rating

Method of operating data buffer apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating data buffer apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating data buffer apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1747664