Method of operating a flash memory device

Details Method of operating a flash memory device Method of operating a flash memory device

2007-12-28

2009-11-24

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185240

Reexamination Certificate

active

07623375

ABSTRACT:
In a method of operating a flash memory device including a memory cell array having a Multi-Level Cell (MLC) for storing plural bit data, a first memory block included in the MLC is selected. First to Mthword lines are selected while increasing from a first column line to an Nthcolumn line, which are included in the first memory block. A lower page of each word line is selected in the order of the word lines. The first to Mthword lines are selected while increasing from the first column line to the Nthcolumn line. An upper page of each word line is selected in the order of the word lines.

REFERENCES:
patent: 5907561 (1999-05-01), Blish et al.
patent: 6333889 (2001-12-01), Arimoto
patent: 6791877 (2004-09-01), Miura et al.
patent: 6906961 (2005-06-01), Eggleston et al.
patent: 6952368 (2005-10-01), Miura et al.
patent: 6977847 (2005-12-01), Lasser et al.
patent: 7016226 (2006-03-01), Shibata et al.
patent: 7068562 (2006-06-01), Miura et al.
patent: 2005/0254329 (2005-11-01), Yamashita et al.
patent: 2008/0055995 (2008-03-01), Ito

Affiliated with

Also associated with

Rating

Method of operating a flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating a flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating a flash memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4113589