Method of operating a cache system including determining an elap

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395275, 364DIG1, G06F 1300

Patent

active

053534301

ABSTRACT:
A method for operating a cache memory system which has a high speed cache memory and a mass storage device that operate in a highly efficient manner with a host device. The system operates to dynamically assign segments of the cache memory to correspond to segments of the mass storage device, accept data written by the host into portions of the assigned segments of the cache memory, and determine if the elapsed time since any modified data has been written to the cache memory exceeds a predetermined period of time, or if the number of modified segments to be written to the mass storage device exceeds a preset limit. If so, the cache memory system enables a transfer mechanism to cause modified data to be written from the cache memory to the mass storage device, based on the location of segments relative to a currently selected track of the mass storage device. Movement of updated data from the cache memory (solid state storage) to the mass storage device (which may be, for example, a magnetic disk) and of prefetched data from the mass storage to the cache memory is done on a timely, but unobtrusive, basis as a background task. A direct, private channel between the cache memory and the mass storage device prevents communications between these two media from conflicting with transmission of data between the host and the cache memory system. A set of microprocessors manages and oversees the data transmission and storage. Data integrity is maintained in the event of a power interruption via a battery assisted, automatic and intelligent shutdown procedure.

REFERENCES:
patent: 4523206 (1985-06-01), Sasscer
patent: 4530054 (1985-07-01), Hamstra et al.
patent: 4888691 (1989-12-01), George et al.
"Degradation of IMS Performance Using a 3880-23 Cache Controller", by Carolyn Hanna, pp. 15-21, Computer Measurement Group (CMG) Conference, Las Vegas, Nev., Dec. 9-12, 1986.
"Performance & Tuning of Cached I/O Subsystems", by Mark B. Friedman, pp. 717-727, Computer Measurement Group (CMG) Conference, Las Vegas, Nev., Dec. 9-12, 1986.
"Methods For The Deployment of IBM 3880 Model 13 Cached Storage Controllers", by Paula T. Guttman, Comp. Mgmt. Gp. Int'l Conf., San Fran., Calif., Dec. 1984, pp. 44-53.
"Disc Caching in the System Processing Units of the HP 3000 Family of Computers", by John R. Busch & Alan J. Kondoff, Hewlett Packard Journal, Feb. 1985, pp. 21-39, 21-39.
IBM Systems Journal vol. 24 Nos. 3/4, 1985 "Cache-DASD Storage Design for Improving System Performance", by Grossman, pp. 316-334.
International Business Machines Corp.-"A Multiple Workload Approach to Cache Planning" by Bruce McNutt & James W. Muray, pp. 9-15 (date unknown).
CMG '87-The Computer Measurement Group, Inc., Orlando Dec. 7-11 1987-"Best/1 Analysis of the IBM 3880-13 Cached Storage Controller", by Jeffrey P. Buzen & Anneliese von Mayrhauser, pp. 156-173.
"Maximizing Performance in Striped Disk Array" by Peter M. Chen & David A. Patterson, 17th Annual Symposium on Computer Architecture, IEEE Comp. Society Press, May 28, 1990, pp. 322-331.
"Cache Memory Design: An Evolving Art" by Alan Jay Smith, IEEE Spectrum, Dec. 1987, pp. 40-44.
University of Wisconsin, "A Case For Direct-Mapped Caches" by Mark D. Hill, Dec. 1988, pp. 25-40.
"The IBM 3990 Disk Cache", by Jai Menon and Mike Hartung, Digest of Papers: Compcon 33rd IEEE Computer Society Inter. Conf., Feb. 29, 1988, pp. 146-151.
The Computer Society of IEEE, Feb. 29-Mar. 4, 1988 "Compcon88", Nippon Electric Co. Tokyo, Japan Integrated Disk Cache System with File Adaptive Control by Tokunaga et al., pp. 412-416.
"The AMPERIF Cache Disk System" by Stephen Fuld, Digest of Papers: COMPCON Spring 1988, 33rd IEEE Computer Society Inter. Conf., Feb. 29, 1988, pp. 156-157.
COMPCON88, Feb. 29-Mar. 4, 1988, Boole & Babbage, Inc., "DASD Cache Controllers: Performance Expectations and Measurements" by Kovach, pp. 74-78, IEEE Computer Society, Digest of Papers.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of operating a cache system including determining an elap does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating a cache system including determining an elap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating a cache system including determining an elap will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-589403

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.