Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-12-29
2009-02-10
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185180, C365S185030
Reexamination Certificate
active
07489547
ABSTRACT:
A NAND type flash memory is organized into NAND strings with each being a chain of memory cells in series and connected via select transistors on both ends of the string to either a bit line or a source line. The memory cells adjacent both ends of a NAND string are particularly susceptible to errors due to program disturb. An adaptive memory-state partitioning scheme is employed to overcome the errors, in which each memory cells are generally partitioned to store multiple bits of data, except for the ones adjacent both ends where relatively less bits are stored. In this way, the storage of relatively less bits in the memory cells adjacent both ends of a NAND string affords sufficient margin to overcome the errors. For example, in a memory designed to store 2-bit data, the cells adjacent both ends of a NAND string would each be configured to store one bit of the 2-bit data.
REFERENCES:
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5774397 (1998-06-01), Endoh et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6456528 (2002-09-01), Chen
patent: 6459114 (2002-10-01), Nakamura et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 2001/0038118 (2001-11-01), Sakui et al.
patent: 2005/0122780 (2005-06-01), Chen et al.
patent: 2006/0198195 (2006-09-01), Hemink et al.
patent: 2007/0247909 (2007-10-01), Kamei
USPTO, “Office Action,” mailed in related U.S. Appl. No. 11/618,498 on Mar. 21, 2008, 9 pages,
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration,” corresponding International Application No. PCT/US2007/087262, mailed on Apr. 29, 2008, 12 pages.
USPTO, “Notice of Allowance and Fee(s) Due,” corresponding U.S. Appl. No. 11/618,498, mailed on Oct. 7, 2008, 14 pages.
Kamei Teruhiko
Moogat Farookh
Hoang Huan
Sandisk Corporation
Tremaine LLP
Wright Davis
LandOfFree
Method of NAND flash memory cell array with adaptive memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of NAND flash memory cell array with adaptive memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of NAND flash memory cell array with adaptive memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4114539