Method of modular reduction and modular reduction circuit

Details Method of modular reduction and modular reduction circuit Method of modular reduction and modular reduction circuit

1996-10-15

1998-08-11

Elmore, Reba I.

Boots, shoes, and leggings

380 28, 380 29, 380 30, 364736, G06F 772, H04K 100

Patent

active

057936595

ABSTRACT:
A method of modular reduction P mod Q based on a precomputation. Two quantities are precomputed and stored in a look-up table. Based on these stored precomputed quantities, two stages of partial modular reduction are performed. The result of the second stage of partial modular reduction is then adjusted according to the value of Q, to determine the modular reduction result. The modular reduction result may be provided to variable radix multiplication logic circuitry.

REFERENCES:
patent: 4949293 (1990-08-01), Kawamura et al.
patent: 5073870 (1991-12-01), Morita
patent: 5144574 (1992-09-01), Morita
patent: 5274707 (1993-12-01), Schlafly
patent: 5373560 (1994-12-01), Schlafly et al.
patent: 5499299 (1996-03-01), Takenaka et al.
patent: 5572454 (1996-11-01), Lee et al.
patent: 5644639 (1997-07-01), Naciri et al.
"A Method For Obtaining Digital Signatures and Public Key Cryptosystems," by Rivest et al., MIT Laboratory for Computer Science and Department of Mathematics (Feb. 1978).

Affiliated with

Also associated with

Rating

Method of modular reduction and modular reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of modular reduction and modular reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of modular reduction and modular reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-396127