Patent
1995-09-19
1997-12-23
Teska, Kevin J.
G06F 930
Patent
active
057014426
ABSTRACT:
A method of processor architecture modification includes the step of defining an instruction set architecture for a current generation processor. Reserved within this definition are a set of instructions which perform no-operations (NOPs), have no attached semantics, and do not change any architectural state of the processor. Software code, compatible with the instruction set architecture, is then written for running on the processor. In a next-generation processor, new functionality is added by defining a semantic for one of the NOPs so that programs which utilize the new instruction run on both the current-generation and the next-generation processors.
REFERENCES:
patent: 3889242 (1975-06-01), Malmer, Jr.
patent: 3918030 (1975-11-01), Walker
patent: 5396604 (1995-03-01), DeLano et al.
patent: 5410682 (1995-04-01), Sites et al.
patent: 5469551 (1995-11-01), Sites et al.
patent: 5471602 (1995-11-01), DeLano
patent: 5517436 (1996-05-01), Andreas et al.
Computer Architecture A Quantitative Approach, Morgan Kaufmann Publishers, Inc. First Edition, Chapters 3 and 4; 1990.
Computer Architecture A Quantitiative Approach, Morgan Kaufmann Publishers, Inc., Second Edition, Chapter 2 and Appendix D; 1996.
"Pentium.RTM. Processor User's Manual. vol. 3: Architecture and Programming Manual", (NOP & XCHG instruction Listings and Appendix A; 1994).
Fiul Dan
Intel Corporation
Teska Kevin J.
LandOfFree
Method of modifying an instruction set architecture of a compute does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of modifying an instruction set architecture of a compute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of modifying an instruction set architecture of a compute will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807719