Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2011-08-09
2011-08-09
Thangavelu, Kandasamy (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
Reexamination Certificate
active
07996202
ABSTRACT:
A system is provided for modeling an integrated circuit including at least one insulated-gate field-effect transistor. The system includes generator means for defining a parameter representing mechanical stresses applied to the active area of the transistor, and processing means for determining at least one of the electrical parameters of the transistor based at least partially on the stress parameter. Also provided is a method of modeling an integrated circuit including at least one insulated-gate field-effect transistor, and a method of producing an integrated circuit including at least one insulated-gate field-effect transistor.
REFERENCES:
patent: 5578508 (1996-11-01), Baba et al.
patent: 5687355 (1997-11-01), Joardar et al.
patent: 5841175 (1998-11-01), Sugiura et al.
patent: 6246973 (2001-06-01), Sekine
patent: 6265258 (2001-07-01), Liang et al.
patent: 6576966 (2003-06-01), Bulucea
patent: 6593197 (2003-07-01), Wieczorek et al.
patent: 6621146 (2003-09-01), Bowman
patent: 6744104 (2004-06-01), Aoki et al.
patent: 6798028 (2004-09-01), Horstmann et al.
patent: 6838698 (2005-01-01), Yamazaki et al.
patent: 2002/0000834 (2002-01-01), Ooishi
patent: 2002/0024045 (2002-02-01), Hayashida et al.
patent: 2002/0041003 (2002-04-01), Udrea et al.
patent: 2002/0063290 (2002-05-01), Ishii et al.
patent: 2002/0066933 (2002-06-01), Tsu-Jae
patent: 2002/0086473 (2002-07-01), Tsai et al.
patent: 2000-058817 (2000-02-01), None
Stinebaugh, et al., “Correlation of GmDegradation of Submicrometer MOSFET's with Refractive Index and Mechanical Stress of Encapsulation Materials,” IEEE Transactions on Electron Devices, Mar. 1989, pp. 542-547, 36:3.
Momose, et al., “Relationship Between Mobility and Residual-Mechanical-Stress as Measured by Raman Spectroscopy for Nitrided-Oxide-Gate MOSFETS,” IEEE CH2865, 1990, pp. 4.1.1-4.1.4.
Hamada, et al., “A New Aspect on Mechanical Stress Effects in Scaled MOS Devices,” IEEE CH2874, 1990, pp. 113-114.
Hamada, et al., “Hot-Electron Trapping Activation energy in PMOSFET's Under Mechanical Stress,” IEEE Electron Device Letters, Jan. 1994, pp. 31-32, 15:1.
Degraeve, et al., “Analysis of Externally Imposed Mechanical Stress Effects on the Hot-Carrier-Induced Degradation of MOSFET's,” IEEE CH3332, 1994, pp. 29-33.
Ferreira, et al., “Mechanical Stress Analysis of an LDD MOSFET Structure,” IEEE Transactions on Electron Devices, Sep. 1996, pp. 1525-1532, 43:9.
Degraeve, et al., “The Effect of Externally Imposed Mechanical Stress on the Hot-Carrier-Induced Degradation of Deep-Sub Micro nMOSFET's,” IEEE Transactions on Electron Devices, Jun. 1997, pp. 943-950, 44:6.
Ali, H., “Stress-Induced Prametric Shift in Plastic Packaged Devices,” IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B, Nov. 1997, pp. 458-462, 20:4.
Foty, D., “MOSFET Modeling for Circuit Simulation,” IEEE Circuits & Devices, Jul. 1998, pp. 26-31, XP002212475, ISSN: 8755-3996, 14:4.
Chen, et al., “Enchanced Hot-Carrier Induced Degradation in Shallow Trench Isolated Narrow Channel PMOSFET's,” IEEE Electron Device Letters, Sep. 1998, pp. 332-334, 19:9.
Foty, D., “Effective MOSFET Modeling for SPICE Circuit Simulation,” NORTHCON/98 Conference Proceedings, Seattle, WA., Oct. 21-23, 1998, IEEE, New York, NY, pp. 228-235, XP010313455, ISBN: 0-7803-5075-8.
Arora, N.D., “Modeling and Characterization of Ultra Deep Submicron CMOS Devices,” IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng., Tokyo, Japan, Jun. 1999, pp. 967-975, E82-C:6, XP000919960, ISSN: 0916-8524.
Ishimaru, et al., “Channel Width Dependence of Hot-Carrier Induced Degradation in Shallow Trench Isolated PMOSFET's,” IEEE Transactions on Electron Devices, Jul. 1999, pp. 1532-1536, 46:7.
Hook, et al., “The Dependence of Channel Length on Channel Width in Narrow-Channel CMOS Devices for 0.35-0.13 μm Technologies,” IEEE Electron Device Letters, Feb. 2000, pp. 85-87, 21:2.
Yue, et al., “Hot-Carrier Degradation Mechanism in Narrow- and Wide-Channel n-MOSFET's with Recessed LOCOS Isolation Structure,” IEEE Electron Device letters, Mar. 2000, pp. 130-132, 21:3.
Ito, et al., “Mechanical Stress Effect of Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design,” IEEE 7803, 2000, pp. 10.7.1-10.7.4.
Chung, et al., “A New Physical and Quantitative Width Dependent Hot Carrier Model for Shallow-Trench-Isolated CMOS Devices,” IEEE 01CH37167 39thAnnual International Reliability Physics Symposium, Orlando, Florida 2001, pp. 419-424.
Shimizu, et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE 2001, pp. 19.4.1-19.4.4.
Bradley, et al., “Piezoresistive Characteristics of Short-Channel MOSFETs on (100) Silicon,” IEEE Transactions on Electron Devices, Sep. 2001, pp. 2009-2015.
Lochtefeld, A., “Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress,” IEEE Electron Device Letters, Dec. 2001, pp. 591-593, 22:12.
Preliminary Search Report dated Sep. 5, 2002 for Frech Patent No. 0200217.
Bongini Stephen
Fleit Gibbons Gutman Bongini & Bianco P.L.
Jorgenson Lisa K.
STMicroelectronics S.A.
Thangavelu Kandasamy
LandOfFree
Method of modeling and producing an integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of modeling and producing an integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of modeling and producing an integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2720716