Boots – shoes – and leggings
Patent
1989-06-28
1992-09-29
Lall, Parshotam S.
Boots, shoes, and leggings
364488, 395600, 395921, G06F 1560, G06F 1540
Patent
active
051518678
ABSTRACT:
A method for simplifying Boolean AND-OR logic in a circuit synthesis system. Rules are associated with model instances representing circuit components and contained in a data base. During testing of an antecedent portion of a rule, a benefit value representing a decrease in pins or an improvement in timing is calculated and compared to the value of a "benefit variable", which represents a minimum acceptable benefit that must be gained from application of a rule. If a sufficient benefit will result from application of the rule, the rule is applied. Some rules simplify the circuit and then recursively call themselves. Some rules indicate other model instances in the data base, search the set of rules for rules applicable to that model instance, and apply the rule discovered during the search.
REFERENCES:
patent: 4510616 (1985-04-01), Lougheed et al.
patent: 4554631 (1985-11-01), Reddington
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4656603 (1987-04-01), Dunn
patent: 4700317 (1987-10-01), Watanabe et al.
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4937755 (1990-06-01), Yokota et al.
Shinsha et al., "Incremental Logic Synthesis Through Gate Logic Structure Identification," 23rd Design Automation Conference, 1986, pp. 391-397.
Friedman et al., "Quality of Design from an Automatic Logic Generator (Alert)," IEEE 1970 7th Design Automation Cont., pp. 71.
Friedman et al., "Methods Used in an Automatic Logic Design Generator (Alert)," IEEE Trans. Computer, vol. C-18, No. 7, Jul. 1969, pp. 593-613.
Darringer et al., "Logic Synthesis Through Local Transformations", IBM Journal vol. 25, No. 4, Jul. 1981, pp. 272-280.
Darringer et al., "A New Look at Logic Synthesis," IEEE 1980 17th Design Automation Conf., pp. 543-548.
"Diverse Design Tools Break into Logic-Synthesis Arena", System Technology; Computer Design, Oct. 15, 1987, pp. 20-21.
TOPS-20 Commands Reference Manual, AA-5115B-TM, AD-5115B-T1, Version 5, Arl 1982, pp. 275-276.
T. J. Kowalski and D. E. Thomas, "The VLSI Design Automation Assistant: What's in a Knowledge Base," 22nd Design Automation Conference, Paper 18.1, 1985, pp. 252-258.
Kurt Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching," 24th ACM/IEEE Design Automation Conference, Paper 21.1, 1987, pp. 341-347.
William H. Joyner, Jr., Louise H. Treyillvan, Daniel Brand, Theresa A. Nix, and Steven C. Gundersen, "Technology Adaptation in Logic Synthesis," 23rd Design Automation Conference, Paper 6.3, 1986, pp. 94-100.
Aart J. de Geus and William Cohen, "A Rule-Based System for Optimizing Combinational Logic," IEEE Design & Test, 1985, pp. 22-32.
Robert K. Brayton, Richard Rudell, Alberto Sangiovanni-Vincentelli, and Albert R. Wang, "MIS: A Multiple-Level Logic Optimization System," IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081.
R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Multi-Level Logic Optimization and The Rectangular Covering Problem," Department of Electrical Engineering and Computer Science, University of California, Berkeley, IEEE, 1987, pp. 66-69.
Forgy, "OPS5 User's Manual," Department of Computer Science, Carnegie-Mellon University, Jul. 1981.
Finnerty James L.
Fite David B.
Hooper Donald F.
Kundu Snehamay
Digital Equipment Corporation
Lall Parshotam S.
Trans V. N.
LandOfFree
Method of minimizing sum-of-product cases in a heterogeneous dat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of minimizing sum-of-product cases in a heterogeneous dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of minimizing sum-of-product cases in a heterogeneous dat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1973708