Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Patent
1998-03-12
2000-12-05
Stamber, Eric W.
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
703 18, G06F 1750
Patent
active
061579033
ABSTRACT:
A system and method are described for providing state dependent power consumption characterization data for a logic cell and for minimizing characterization time in a computer controlled power estimation process. The present invention identifies power-equivalent states of the logic cell, and selects one of the power-equivalent states to be characterized. Characterization data produced is then shared among other power-equivalent states. In one embodiment of the present invention, power-equivalent states of a cell are identified by a transition pattern of the inputs and output of the logic cell. Particularly, transitions which result in similar input and output transition patterns are considered power-equivalent states. Because only a single simulation run is carried out for a plurality of power-equivalent states, simulation time is saved significantly. In another embodiment, power-equivalent states of a cell are identified according to transition patterns of circuit nodes defined by a transistor-level netlist of the logic cell. In that embodiment, transition states that produce similar nodal transitions are considered power-equivalent states. Further, transition states may be stored in association with nodal transition patterns in a hash table to avoid sorting and, thus, grouping time is also minimized.
REFERENCES:
patent: 5625803 (1997-04-01), McNelly et al.
patent: 5673200 (1997-09-01), Toyonaga et al.
patent: 5682320 (1997-10-01), Khouja et al.
patent: 5754436 (1998-05-01), Walsh et al.
Jiing-Yuan Lin et al., A Power Modeling and Characterization Method for Macrocells Using Structure Information, 1997 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, pp. 502-506.
Jiing-Yuan Lin et al., A Structure-Oriented Power Modeling Technique for Macrocells, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, No. 3, Sep. 1999, pp. 380-391.
Devadas et al.; "Estimation of Power Dissipation in CMOS Combinational Circuits"; 1990; Custom Integrated Circuits Conference.
A. Bogliolo et al.; "Accurate Logic-Level Power Estimation"; 1995; DEIS, Universita di Bologna, Bologna, Italy; CIS, Stanford University, Stanford CA, USA.
Peter H. Schneier et al.; "Fast Power Estimation of Large Circuits"; 1996; Siemens AG, Technical University of Munich, Germany.
Frejd Russell W.
Stamber Eric W.
Synopsys Inc.
LandOfFree
Method of minimizing macrocell characterization time for state d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of minimizing macrocell characterization time for state d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of minimizing macrocell characterization time for state d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970058