Method of measuring overlay offset

Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

06233494

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a method of measuring an overlay offset and, more particularly, to a method of measuring the overlay offset of a resist pattern formed on a semiconductor wafer in, e.g., a lithography step for the production of a semiconductor device.
It is a common practice with the production of a semiconductor device to measure the overlay offset of a resist pattern from a pattern existing on a semiconductor wafer. Specifically, when a wafer covered with photoresist is exposed to a desired mask pattern by a demagnification projection aligner, it is necessary to expose a preselected part of the existing pattern to the mask pattern with accuracy. Therefore, the position of the pattern existing on the wafer must be measured first.
To measure the position of the pattern existing on the wafer, an alignment sensor is mounted on the projection aligner in order to sense alignment marks provided on the wafer beforehand. Specifically, several sample marks or points of the surface of the wafer are measured, and then the resulting coordinates data are statistically processed in order to produce control parameters for driving a wafer stage. The wafer sensed by the alignment sensor is exposed under exposure position control based on the calculated control parameters. The exposed wafer is developed in order to form a desired pattern thereon. Subsequently, the overlay offset is measured in order to determine whether or not the positional deviation of the resist pattern from the pattern existing o n the wafer is less than a device design standard. Overlay offsets exceeding the design standard would bring about various defects. Today, the allowable overlay offset is strictly limited to around 0.1 &mgr;m, so that highly accurate alignment and highly accurate measurement of offsets are essential. In light of this, the current trend is toward the use of an automatic measuring device having an image processing function. Usually, the automatic measuring device processes an exclusive measurement pattern read out of several points (five to ten points) of the wafer surface.
As for the overlay offset, it has been customary to test all the wafers of a lot (first testing method hereinafter) or to test only sample wafers (second testing method hereinafter), depending on the kind of devices and the step.
Because the first testing method measures all the wafers of a lot in order to determine their overlay offsets, it insures that all the wafers of the lot have overlay offsets lying in an allowable range. However, the problem with the first testing method is that it increases the testing time for a single lot. For example, assume that a single lot has twenty-five wafers, and that each wafer is measured at five spaced points (in X and Y directions at each point). Then, the total measuring time is as long as about 20 minutes to 30 minutes. Such a period of time is about 50% of the total period of time necessary for a demagnification protection aligner to handle the same number of wafers. Therefore, assuming that testing all the wafers is a standard method, then a great number of automatic measuring devices must be used. In addition, an increase in processing time adversely influences the step progress of the lot.
The second testing method measures the overlay offset with, e.g., three sample wafers out of the twenty-five wafers. The three wafers are selected at random. Wether or not the lot is satisfactory is determined on the basis of the overlay offsets of the three wafers. For example, if all the three wafers are satisfactory, the other wafers are also determined to be satisfactory without any measurement, and the entire lot is determined to be satisfactory. If even one of the three wafers is defective, the alignment accuracy of the lot is determined to be ascribable to a low step ability. In this case, the other wafers of the lot are additionally tested, or the entire lot is determined to be defective. The second testing method implements a far higher throughput than the first testing method, but cannot insure that the wafers other than the sample wafers have overlay offsets lying in the allowable range.
As stated above, a first problem with the conventional methods is that the first testing method is low in processing efficiency and increases the processing time because all the wafers of a lot are tested or only sample wafers of a lot are tested at random. This stems from the fact that a system for estimating alignment accuracy lot by lot and selecting an adequate test mode is not available.
A second problem is that in the case of the sampling scheme, the overlay offsets of wafers other than the sample wafers cannot be guaranteed with high accuracy. This is because a system for estimating a distribution of overlay offsets of the entire lot from the measured overlay offsets of sample wafers is not available.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method capable of automatically determining, in an overlay offset measuring step, whether or not sampling should be done, and thereby reducing the measuring time and guaranteeing with accuracy the overlay offsets of wafers other than sample wafers when sampling is effected.
In accordance with the present invention, in a method of measuring a positional deviation of a resist pattern formed by aligning a semiconductor wafer and then exposing and developing the wafer from a pattern existing on the wafer, whether or not the positional deviation should be measured by sampling is determined on the basis of wafer-by-wafer measured alignment data.


REFERENCES:
patent: 5015866 (1991-05-01), Hayashi
patent: 5117255 (1992-05-01), Shiraishi et al.
patent: 5298761 (1994-03-01), Aoki et al.
patent: 5300786 (1994-04-01), Brunner et al.
patent: 5521036 (1996-05-01), Iwamoto et al.
patent: 5585925 (1996-12-01), Sato et al.
patent: 5602492 (1997-02-01), Cresswell et al.
patent: 5712707 (1998-01-01), Ausschnitt et al.
patent: 5783342 (1998-07-01), Yamashita et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of measuring overlay offset does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of measuring overlay offset, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of measuring overlay offset will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2478719

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.