Fishing – trapping – and vermin destroying
Patent
1995-06-07
1996-12-03
Niebling, John
Fishing, trapping, and vermin destroying
437 44, 437 45, H01L 218234
Patent
active
055807992
ABSTRACT:
A semiconductor device includes a substrate having a first conduction type. A gate insulating film is provided on the substrate. A gate electrode is formed on the gate insulating film. A source region provided on the substrate has a second conduction type different from the first conduction type. A drain region provided on the substrate has the second conduction type. The source region and the drain region extend below the gate insulating film, and are located at respective sides of the gate electrode. A first region provided on the substrate has the first conduction type and extends below the gate insulating film. A second region provided on the substrate has the second conduction type, and extends below the first region. The second region connects with the first region via a pn junction. Third regions provided on the substrate have the first conduction type, and connect with the second region via respective pn junctions. A first one of the third regions extends between the second region and the source region. A second one of the third regions extends between the second region and the drain region. The first region has a width which is smaller than a sum of a width of a depletion layer caused by the pn junction with the second region and a width of a depletion layer caused by application of a voltage to the gate electrode. Third regions have a width which is greater than a sum of a width of a depletion layer caused by the source region and a width of a depletion layer caused by the pn junctions with the second region.
REFERENCES:
patent: 4596068 (1986-06-01), Peters, Jr.
patent: 4746624 (1988-05-01), Cham et al.
patent: 4819043 (1989-04-01), Yazawa et al.
patent: 4968639 (1990-11-01), Bergonzoni
patent: 5171700 (1992-12-01), Zamanian
patent: 5210044 (1993-05-01), Yoshikawa
Booth Richard A.
Niebling John
Victor Company of Japan Ltd.
LandOfFree
Method of manufacturing transistor with channel implant does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing transistor with channel implant, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing transistor with channel implant will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-785041