Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Patent
1999-02-12
2000-10-17
Guay, John
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
438118, 438123, 438124, 438127, H01L 2148
Patent
active
061330698
ABSTRACT:
An electronic component includes an inner lead having a tip with a projection; an insulating coating that is electrically conductive when heated disposed around the projection; and a metallic coating disposed around an electrode on a semiconductor chip, with a crater reaching the electrode, the projection engaging the crater to make a contact between the inner lead and the electrode, the insulating coating and the metallic coating being anodically bonded to each other.
REFERENCES:
patent: 3397278 (1968-08-01), Pomerantz
patent: 4010488 (1977-03-01), Gruszka et al.
patent: 4291293 (1981-09-01), Yamada et al.
patent: 4322980 (1982-04-01), Suzuki et al.
patent: 4495820 (1985-01-01), Shimada et al.
patent: 4607276 (1986-08-01), Butt
patent: 4712082 (1987-12-01), Ito et al.
patent: 4773972 (1988-09-01), Mikkor
patent: 4874499 (1989-10-01), Smith et al.
patent: 4949158 (1990-08-01), Ueda
patent: 5041900 (1991-08-01), Chen et al.
patent: 5065223 (1991-11-01), Matsuki et al.
patent: 5153710 (1992-10-01), McCain
patent: 5343064 (1994-08-01), Spangler et al.
patent: 5371386 (1994-12-01), Tokunoh et al.
patent: 5431806 (1995-07-01), Suzuki et al.
patent: 5436503 (1995-07-01), Kunitomo et al.
patent: 5442231 (1995-08-01), Miyamoto et al.
patent: 5453628 (1995-09-01), Hartsell et al.
patent: 5463255 (1995-10-01), Isono
patent: 5478973 (1995-12-01), Yoon et al.
patent: 5528078 (1996-06-01), Shin
patent: 5530282 (1996-06-01), Tsuji
patent: 5556810 (1996-09-01), Fujitsu
patent: 5614742 (1997-03-01), Gessner et al.
patent: 5619065 (1997-04-01), Kim
patent: 5710077 (1998-01-01), Brehm et al.
patent: 5760467 (1998-06-01), Itihashi
patent: 5820648 (1998-10-01), Akaike et al.
patent: 5900671 (1999-05-01), Takahashi et al.
Hatada et al., "LED Array Modules By New Technology Microbump Bonding Method", IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol. 13, No. 3, Sep. 1990, pp. 521-527.
Shinohara Toshiaki
Takahashi Yoshiharu
Chambliss Alonzo
Guay John
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Method of manufacturing the electronic using the anode junction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing the electronic using the anode junction , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing the electronic using the anode junction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-467735