Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2005-02-08
2005-02-08
Smith, Matthew (Department: 2825)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S109000, C438S112000, C438S124000, C438S612000, C438S617000
Reexamination Certificate
active
06852571
ABSTRACT:
Flux is supplied to the surface of each land by a flux supplying apparatus. A solder ball having a predetermined size is supplied onto a land by using a ball supplying apparatus. A memory IC is disposed on a logic IC and each of a plurality of external leads comes into contact with a predetermined position in each of a plurality of corresponding lands. By performing predetermined heat treatment, the solder ball is melted to bond each external lead and each land with each other. After that, the melted solder is cooled down, the bonded portion is formed, and a stacked semiconductor device in which the memory IC is stacked on the logic IC is completed. In such a manner, a stacked semiconductor device in which external leads of a semiconductor device body are bonded to electrodes on a substrate securely is obtained.
REFERENCES:
patent: 6316838 (2001-11-01), Ozawa et al.
patent: 6388313 (2002-05-01), Lee et al.
patent: 6407456 (2002-06-01), Ball
patent: 6503776 (2003-01-01), Pai et al.
patent: 6593662 (2003-07-01), Pu et al.
patent: 6650019 (2003-11-01), Glenn et al.
patent: 6670701 (2003-12-01), Matsuura et al.
patent: 6759307 (2004-07-01), Yang
patent: 20020090753 (2002-07-01), Pai et al.
patent: 20030176018 (2003-09-01), Derderian
patent: 20040009631 (2004-01-01), Connell et al.
patent: 20040097017 (2004-05-01), Shimanuki
patent: 20040126910 (2004-07-01), Thomas et al.
patent: 20040145039 (2004-07-01), Shim et al
patent: 20040157375 (2004-08-01), Derderian
patent: 5-29402 (1993-02-01), None
patent: 5-258986 (1993-10-01), None
patent: 2000-216333 (2000-08-01), None
patent: P2002-231885 (2002-08-01), None
Hashimoto Tomoaki
Matsuura Tetsuya
Luu Chuong Anh
McDermott Will & Emery LLP
Renesas Technology Corp.
Smith Matthew
LandOfFree
Method of manufacturing stacked semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing stacked semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing stacked semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3508282