Method of manufacturing serrated gate-type or joined structure

Semiconductor device manufacturing: process – Making regenerative-type switching device – Having field effect structure

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438270, 438455, 148DIG12, H01L 21332

Patent

active

059565772

ABSTRACT:
A method of manufacturing a joined-type semiconductor device having a gate structure. The semiconductor device includes a first and second semiconductor substrates each having a substrate body, and a first and a second main surfaces which are opposite to each other. A gate structure is formed in the first main surface of the first substrate. A highly-doped semiconductor layer is formed in the first main surface of the second substrate and has an impurity-concentration which is higher than that of the substrate body of the second substrate. The first main surfaces of the two substrates are joined with each other, by subjecting the two substrates to a heat treatment so that impurities in the highly-doped semiconductor layer of the second substrate are driven into the surface region of the first substrate, and a diffusion layer is thereby formed in the first main surface of the first substrate.

REFERENCES:
patent: 4127863 (1978-11-01), Kurata
patent: 4998665 (1991-03-01), Hayashi
patent: 5183769 (1993-02-01), Rutter et al.
patent: 5313092 (1994-05-01), Tsuruta et al.
patent: 5493134 (1996-02-01), Mehrotra et al.
patent: 5591991 (1997-01-01), Terasawa
patent: 5602405 (1997-02-01), Terasawa
patent: 5702962 (1997-12-01), Terasawa
patent: 5757035 (1998-05-01), Terasawa
Mitlehner et al., "A Novel 8 KV Light-Triggered Thyristor With Overvoltage Self Protection," 1990, pp. 289-294.
Baliga, "Modern Power Devices," 1987, pp. 350-353.
Amato et al., "Comparison of Lateral and Vertical DMOS Specific On-Resistance," 1985, pp. 736-739.
Adler et al., "The Evolution of Power Device Technology," 1984, pp. 1570-1591.
Ishidoh et al., "Advanced High Frequency GTO," 1988, pp. 189-194.
Nishizawa et al., "Analysis of Characteristic of Static Induction Thyristor," 1981, pp. 31-38.
Nishizawa et al., "Effects of Gate Structure on Static Induction Thyristor," 1980, pp. 658-661.
Nishizawa et al., "Static Induction Thyristor," 1978, pp. 725-728.
Nishizawa et al., "Field-Effect Transistor Versus Analog Transistor (Static Induction Transistor)," 1975, pp. 185-197.
Nikkei Electronics, 1971, pp. 50-61.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing serrated gate-type or joined structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing serrated gate-type or joined structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing serrated gate-type or joined structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-90774

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.