Fishing – trapping – and vermin destroying
Patent
1992-03-06
1993-05-25
Quach, T. N.
Fishing, trapping, and vermin destroying
437 54, 437 63, 437 64, 148DIG12, 148DIG135:DIG.9, H01L 21304
Patent
active
052139930
ABSTRACT:
A manufacturing method of this invention improves nonuniformity in film thickness of a circuit element formation region produced due to a poor flatness of a semiconductor substrate in the manufacture of a semiconductor substrate having a dielectric isolating structure. Mirror-polished surfaces of first and second semiconductor substrates are opposed and bonded to each other so as to sandwich a dielectric having a predetermined thickness, and the first semiconductor substrate is ground from the surface opposite to the adhesion surface to have a predetermined thickness with reference to the dielectric. An impurity is doped in the first semiconductor substrate to form a high-concentration impurity layer having an impurity concentration corresponding to a predetermined low-concentration impurity layer having a predetermined thickness thereon, thereby constituting a circuit element region. This invention is a method of manufacturing a semiconductor substrate, which improves film thickness precision of each circuit element formation layer for forming a circuit element.
REFERENCES:
patent: 3997381 (1976-12-01), Wanlass
patent: 4179324 (1979-12-01), Kirkpatrick
patent: 4738935 (1988-04-01), Shimbo et al.
patent: 4891329 (1990-01-01), Reisman et al.
patent: 4897362 (1990-01-01), Delgado et al.
patent: 5013681 (1991-05-01), Godbey et al.
Lasky, J. B., "Wafer bonding for silicon-on-insulator technologies", Jan. 1986, Applied Physics Letters, vol. 48, No. 1, pp. 78-80, American Institute of Physics, New York, U.S.
Nakagawa et al., "Two Types of 500V Double Gate Lateral N-ch Bipolar-Mode MOSFETs in Dielectrically Isolated P and N Silicon Islands" International Electron Devices Meeting, IEDM, Dec. 1988, San Francisco, Calif., U.S. pp. 817-820, IEEE.
M. Shimbo et al., "A Newly Developed Silicon to Silicon Direct Adhesion Method", Abs. No. 232, 169th Electrochem Soc. Mtg., p. 337 (1986)
J. Haisma et al., "Silicon-on-Insulator Wafer Bonding-Wafer Thinning Technological Evaluations", Japanese J. Appl. Phys., vol. 28, No. 8, pp. 1426-1443 (Aug. 1989).
C. Harendt et al., "Silicon-on-Insulator Films Obtained by Etchback of Bonded Wafers", J. Electrochem. Soc., vol. 136, No. 11, pp. 3547-3548 (Nov. 1989).
Amai Tsutomu
Kamakura Takanobu
Ogino Masanobu
Kabushiki Kaisha Tobisha
Quach T. N.
LandOfFree
Method of manufacturing semiconductor substrate dielectric isola does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor substrate dielectric isola, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor substrate dielectric isola will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-897063