Fishing – trapping – and vermin destroying
Patent
1992-08-25
1995-09-19
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 62, 437946, 437974, 148DIG12, H01L 21302
Patent
active
054515475
ABSTRACT:
Disclosed is a method of manufacturing a semiconductor substrate by bonding two silicon crystalline wafers, and particularly, to a method of manufacturing a semiconductor substrate capable of reduced electrical resistance at the bonding interface. In the disclosed method, the silicon wafers to be bonded have at least one surface mirror-polished. Then they are washed, thus forming a natural oxide film on the surface. Then they are soaked in a concentrated HF solution for enough time to remove the oxide film formed on the surface. After that, the silicon wafers are soaked in ultra pure water to replace the fluorine atoms terminated on the surface thereof by OH groups, followed by drying. The silicon wafers thus treated are closely contacted with each other in such a manner that the mirror-polished surfaces are opposed to each other. The silicon wafers are thus bonded to each other by the hydrogen bonding forces due to the OH groups, and then heat treated for reinforcing the bonding.
REFERENCES:
patent: 4671846 (1987-06-01), Shimbo et al.
patent: 4700466 (1987-10-01), Nakagawa et al.
patent: 4956204 (1990-09-01), Amazawa et al.
patent: 4962062 (1990-10-01), Uchiyama et al.
Bengtsson et al.; "Interface charge control of directly bonded silicon structures"; J. Appl. Phys. 66(3), Aug. 1989; 1989; pp. 1231-1239.
Haisma et al.; "Silicon-on-Insulator Wafer Bonding-Wafer Thinning Technological Evaluations"; Jap. J. Appl. Phys. 28(8); 1989; pp. 1426-1443.
Brooks et al. "Low-temperature Electrostatic Silicon-to-Silicon Seals using Sputtered Borosilicate Glass"; J. Electrochem. Soc.; vol. 119, No. 4 Apr. 1972; pp. 545-546.
Takayuki Takahagi, Passivation of Si Surface, Applid Physics (Ouyou Butsuri), vol. 59, No. 11, 1990, pp. 1441-1450.
M. Shimbo, et al., "Silicon-to-silicon direct bonding method", J. Appl. Phys. 60(8), 15 Oct. 1986, pp. 2987-2989.
Fujino Seiji
Himi Hiroaki
Matsui Masaki
Nisizawa Tosiaki
Dang Trung
Hearn Brian E.
Nippondenso Co. Ltd.
LandOfFree
Method of manufacturing semiconductor substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1827971