Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2005-08-23
2005-08-23
Thai, Luan (Department: 2891)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C438S127000, C438S106000, C438S113000
Reexamination Certificate
active
06933178
ABSTRACT:
A method of manufacturing semiconductor packages is proposed. A die carrier is provided having a plurality of substrate units. At least one semiconductor die is mounted on each substrate unit by an adhesive. Then the die carrier mounted with the dies is cured in a jig fixture. The jig fixture has a submold and at least one exhaust passage communicated with an external exhauster. Air in the jig fixture is drawn out by the external exhauster through the exhaust passage to form a negative-pressure environment in the jig fixture. The negative-pressure environment generates an attraction force to secure the dies to the submold and counteract thermal stresses produced in the die carrier, thereby preventing die cracking, warpage and delamination from occurrence, such that the planarity of the die carrier is assured and solder balls can be precisely secured to the die carrier in position.
REFERENCES:
patent: 6324069 (2001-11-01), Weber
Anderson Kill & Olick PC
Thai Luan
Ultratera Corporation
LandOfFree
Method of manufacturing semiconductor packages and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor packages and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor packages and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477897