Data processing: generic control systems or specific application – Specific application – apparatus or process – Product assembly or manufacturing
Reexamination Certificate
2006-05-30
2006-05-30
Picard, Leo (Department: 2125)
Data processing: generic control systems or specific application
Specific application, apparatus or process
Product assembly or manufacturing
C702S185000, C716S030000, C438S015000
Reexamination Certificate
active
07054705
ABSTRACT:
A semiconductor device manufacturing system is provided in which chip position information is read without removing resin from a package so that the cause of a failure can be quickly identified and removed and the yield of chips can be rapidly improved. A replacement address reading device reads redundancy addresses from a semiconductor device which is determined as faulty in a test performed after the semiconductor device has been sealed into a package. A chip position analyzing device estimates, from the combination of these redundancy addresses, a lot number, a wafer number and a chip number of the faulty semiconductor device. A failure distribution mapping device maps the distribution of faulty chips in each wafer in the lot based on these numbers thus obtained. A failure cause determining device identifies which manufacturing device or processing step has caused the failures in the wafer process based on the above distribution.
REFERENCES:
patent: 5294812 (1994-03-01), Hashimoto et al.
patent: 5301143 (1994-04-01), Ohri et al.
patent: 5497381 (1996-03-01), O'Donoghue et al.
patent: 5642296 (1997-06-01), Saxena
patent: 5844850 (1998-12-01), Tsutsui et al.
patent: 5886909 (1999-03-01), Milor et al.
patent: 5923553 (1999-07-01), Yi
patent: 5963881 (1999-10-01), Kahn et al.
patent: 6009545 (1999-12-01), Tsutsui et al.
patent: 6112130 (2000-08-01), Fukuda et al.
patent: 6131052 (2000-10-01), Ban et al.
patent: 6143584 (2000-11-01), Fukada et al.
patent: 6192291 (2001-02-01), Kwon
patent: 6194235 (2001-02-01), Ma
patent: 4-288811 (1992-10-01), None
patent: 7-085697 (1995-03-01), None
patent: 10-233350 (1998-09-01), None
patent: 10-339943 (1998-12-01), None
patent: 11-45839 (1999-02-01), None
patent: 11-045839 (1999-02-01), None
patent: 11-045919 (1999-02-01), None
patent: 11-161917 (1999-06-01), None
Seiichiro, “Semiconductor Device and its Manufacture,” Patent Abstracts of Japan, vol. 1999, No. 5, May 31, 1999, JP 11 045839, Feb. 16, 1999, Denso Corp., Abstract.
Kibarian et al., “Using Spatial Information to Analyze Correlations Between Test Structure Data,” IEEE Transactions on Semiconductor Manufacturing, vol. 4, No. 3, Aug. 1991, pp. 219-225, XP002201314.
U.S. Appl. No. 10/044,963, filed Jan. 15, 2002, Ogawa et al.
Hara Shin-ichi
Ogawa Sumio
Ueki Minoru
Picard Leo
Rao Sheela S.
LandOfFree
Method of manufacturing semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3549334