Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2008-06-17
2010-06-29
Wilczewski, Mary (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C257SE21550, C438S435000, C438S437000
Reexamination Certificate
active
07745304
ABSTRACT:
A method of manufacturing a semiconductor device begins when a first dielectric pattern is formed on and/or over a substrate, and a first etching process is performed to form a trench in the substrate. An edge portion of the first trench is exposed. An oxidation process is performed on and/or over the substrate rounding the edge portion of the trench. A second dielectric is formed on and/or over the substrate including the trench, and a planarization process is performed on the second dielectric. A photoresist pattern is formed on and/or over the second dielectric corresponding to the trench, and a second etching process is performed to form a second dielectric pattern filling the trench. The photoresist pattern is removed. A second cleaning process is performed on the substrate including the trench to form a device isolation layer, which is formed by removing a portion of the second dielectric pattern. A portion of the second dielectric remains on the first dielectric pattern after the performing of the planarization process on the second dielectric.
REFERENCES:
patent: 5719085 (1998-02-01), Moon et al.
patent: 5914195 (1999-06-01), Hori et al.
patent: 5970363 (1999-10-01), Kepler et al.
patent: 6040232 (2000-03-01), Gau
patent: 6051478 (2000-04-01), Ibok
patent: 6054343 (2000-04-01), Ashburn
patent: 6074927 (2000-06-01), Kepler et al.
patent: 6074931 (2000-06-01), Chang et al.
patent: 6110793 (2000-08-01), Lee et al.
patent: 6150234 (2000-11-01), Olsen
patent: 6255176 (2001-07-01), Kim et al.
patent: 6261921 (2001-07-01), Yen et al.
patent: 6326283 (2001-12-01), Liang et al.
patent: 6391729 (2002-05-01), Hui
patent: 6417070 (2002-07-01), Ballantine et al.
patent: 6426271 (2002-07-01), Chen et al.
patent: 6566224 (2003-05-01), Chang et al.
patent: 6589854 (2003-07-01), Liu et al.
patent: 6689665 (2004-02-01), Jang et al.
patent: 6825128 (2004-11-01), Masuda
patent: 6878588 (2005-04-01), Dong et al.
patent: 6974755 (2005-12-01), Ko et al.
patent: 7041573 (2006-05-01), Jung
patent: 7091105 (2006-08-01), Lee
patent: 7112510 (2006-09-01), Lee
patent: 7402500 (2008-07-01), Lee
patent: 7439141 (2008-10-01), Kim et al.
patent: 2001/0012676 (2001-08-01), Dickerson et al.
patent: 2002/0001916 (2002-01-01), Chen et al.
patent: 2002/0187616 (2002-12-01), Lai et al.
patent: 2004/0157405 (2004-08-01), Lee
patent: 2005/0003629 (2005-01-01), Yonekawa et al.
patent: 2005/0161729 (2005-07-01), Dong et al.
patent: 2006/0234469 (2006-10-01), Dickerson et al.
patent: 2006/0276001 (2006-12-01), Ogawa
patent: 2007/0042564 (2007-02-01), Yoon
patent: 2007/0148908 (2007-06-01), Byun
Dongbu Hi-Tek Co., Ltd.
Sherr & Vaughn, PLLC
Wilczewski Mary
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4241460