Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2009-04-07
2010-12-28
Le, Thao P. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S737000, C257SE23068
Reexamination Certificate
active
07859095
ABSTRACT:
Of three chips (2A), (2B), and (2C) mounted on a main surface of a package substrate (1) in a multi-chip module (MCM), a chip (2A) with a DRAM formed thereon and a chip (2B) with a flash memory formed thereon are electrically connected to wiring lines (5) of the package substrate (1) through Au bumps (4), and a gap formed between main surfaces (lower surfaces) of the chips (2A), (2B) and a main surface of the package substrate (1) is filled with an under-fill resin (6). A chip (2C) with a high-speed microprocessor formed thereon is mounted over the two chips (2A) and (2B) and is electrically connected to bonding pads (9) of the package substrate (1) through Au wires (8).
REFERENCES:
patent: 5138427 (1992-08-01), Furuyama
patent: 5310965 (1994-05-01), Senba et al.
patent: 5656945 (1997-08-01), Cain
patent: 5686763 (1997-11-01), Tokuno et al.
patent: 6054338 (2000-04-01), Lee et al.
patent: 6100594 (2000-08-01), Fukui et al.
patent: 6181002 (2001-01-01), Juso et al.
patent: 6407456 (2002-06-01), Ball
patent: 6509638 (2003-01-01), Fujimoto et al.
patent: 6774500 (2004-08-01), Nakayama
patent: 6803646 (2004-10-01), Shibue
patent: 6841881 (2005-01-01), Katagiri et al.
patent: 6885106 (2005-04-01), Damberg et al.
patent: 2001/0028107 (2001-10-01), Wada et al.
patent: 2002/0008309 (2002-01-01), Akiyama
patent: 2002/0024124 (2002-02-01), Hashimoto
patent: 2003/0045029 (2003-03-01), Emoto
patent: 2003/0190795 (2003-10-01), Kawakami
patent: 2006/0053607 (2006-03-01), Onozawa
patent: 1045443 (2000-10-01), None
patent: 4-302164 (1992-10-01), None
patent: 7-86492 (1995-03-01), None
patent: 8-97313 (1996-04-01), None
patent: 11-204720 (1999-07-01), None
patent: 2000-243900 (2000-09-01), None
patent: 2000-299431 (2000-10-01), None
patent: 2000-332193 (2000-11-01), None
patent: 2001-56346 (2001-02-01), None
patent: 2001-94042 (2001-04-01), None
patent: 2002-26236 (2002-01-01), None
patent: WO 99/26285 (1999-05-01), None
Ikegami Hikaru
Kado Yoshiyuki
Kikuchi Takafumi
Naito Takahiro
Sato Toshihiko
Le Thao P.
Miles & Stockbridge P.C.
Renesas Electronics Corporation
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4174505