Metal fusion bonding – Process – Preplacing solid filler
Reexamination Certificate
2005-06-14
2005-06-14
Edmondson, L. (Department: 1725)
Metal fusion bonding
Process
Preplacing solid filler
C228S218000, C228S219000, C228S220000
Reexamination Certificate
active
06905063
ABSTRACT:
A semiconductor device can be formed with fewer voids in the solder bonding a laminate of a silicon chip, an insulator substrate, and a metal base, with a solder layer positioned between the layers. After placing the laminate in a furnace, it is evacuated and then pressurized with hydrogen gas, and then heated to melt the solder. While maintaining the heat, the furnace is again evacuated to remove voids in the solder, and then the furnace is positively pressurized again with hydrogen gas to prevent holes produced by the voids traveling in the solder, and to obtain a uniform solder fillet shape. Thereafter the laminate is rapidly cooled to obtain a finer grain solder to increase the rate of creep to quickly remove the warping of the laminate to the original state.
REFERENCES:
patent: 4448853 (1984-05-01), Fischer et al.
patent: 4614837 (1986-09-01), Kane et al.
patent: 4645116 (1987-02-01), Henein et al.
patent: 4709849 (1987-12-01), Socolowski
patent: 4860942 (1989-08-01), Takvorian
patent: 5767577 (1998-06-01), Nihei et al.
patent: 6090701 (2000-07-01), Hasunuma et al.
patent: 2003/0084894 (2003-05-01), Sung
patent: 7-79071 (1995-03-01), None
patent: 8-242069 (1996-09-01), None
patent: 11-154785 (1999-06-01), None
patent: 11-186331 (1999-07-01), None
“Fluxless And Substantially Voidless Soldering For Semiconductor Chips”; K. Mizuishi et al.; Proc. Electron Components Conf.; IEEE, May 9, 1988, pp. 330-334; XP010077236, New York, USA.
“A New Void Free Soldering Process in Large-Area, High Power IGBT Modules”; J. Onuki et al.; 12thInternational Symposium on Power Semiconductor Devices and IC S. ISPSD 2000. Proceedings. Toulouse, France; May 22-25, 2000; International Symposium on Power Semiconductor Device and IC'; New York, NY; IEEE, US, May 22, 2000; pp. 367-370; XP000987886.
“Void Free Die Attachment For Multichip Modules Using Solder Alloys”; P. Barnes; 1998 International conference on Multichip Modules and High Density Packaging; New York, NY, USA; IEEE, USA; Apr. 15, 1998; pp. 435-440; XP002290120.
Miyasaka Tadashi
Mochizuki Eiji
Morozumi Akira
Yamada Katsumi
Edmondson L.
Fuji Electric & Co., Ltd.
Rossi & Associates
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3462197