Method of manufacturing planar inductors

Details Method of manufacturing planar inductors Method of manufacturing planar inductors

2007-06-19

2007-06-19

Kim, Paul D. (Department: 3729)

Metal working

Method of mechanical manufacture

Electrical device making

C029S602100, C029S607000, C029S829000, C029S832000, C205S119000, C205S122000, C216S067000, C336S020000, C336S212000, C336S223000, C336S232000, C427S099500

Reexamination Certificate

active

10784324

ABSTRACT:
Method of forming a ferromagnetic layer on at least one surface of a dielectric material that may be serve as an inductive core on a printed circuit board or a multichip module. Conductive leads can form two separate coils around the core to form a transformer, and a planar conducing sheet can be placed on or between one or more of the dielectric layers as magnetic shielding. The core can be formed at least in part by electroless plating, and electroplating can be used to add a thicker layer of less conductive ferromagnetic material. Ferromagnetic layers are formed by dipping the dielectric surface in a solution containing catalytic metal particles having a slight dipole, and placing the surface in a metal salt to cause a layer containing metal to be electrolessly plated upon the dielectric. Surface roughening techniques can be used before the dipping to help attract the catalytic particles.

REFERENCES:
patent: 3903590 (1975-09-01), Yokogawa
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4954811 (1990-09-01), Chatigny et al.
patent: 5161093 (1992-11-01), Gorczyca et al.
patent: 5228313 (1993-07-01), Okamoto et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5373627 (1994-12-01), Grebe
patent: 5430613 (1995-07-01), Hastings et al.
patent: 5781077 (1998-07-01), Leitch et al.
patent: 5874770 (1999-02-01), Saia et al.
patent: 5959846 (1999-09-01), Noguchi et al.
patent: 6034332 (2000-03-01), Moresco et al.
patent: 6194291 (2001-02-01), DiStefano et al.
patent: 6194317 (2001-02-01), Kaisaki et al.
patent: 6228768 (2001-05-01), Woo et al.
patent: 6274821 (2001-08-01), Echigo et al.
patent: 2001/0002275 (2001-05-01), Oldenberg et al.
patent: 2002/0163076 (2002-11-01), Tzeng et al.
“Application of via post interconnection for build up printed circuit board”; Kobayashi, T.; Itaya, S.; Ikeda, K.; Kawasaki, J.; Honma, H.; IEMT/IMC Symposium, 2nd 1998; Apr. 15-17, 1998; pp. 312-315.

Affiliated with

Also associated with

Rating

Method of manufacturing planar inductors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing planar inductors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing planar inductors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3837845