Fishing – trapping – and vermin destroying
Patent
1990-08-09
1991-05-28
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 44, 437 49, 437195, H01L 21265
Patent
active
050195271
ABSTRACT:
There is formed on a surface of a first conductivity type semiconductor substrate strip shaped first insulator separately extending in parallel with one another. A plurality of stacked gate structures, each comprising a second insulator, a floating gate, a third insulator, a control gate, a fourth insulator and an etching stopper having a slower etching speed than the fourth insulator, are formed on the substrate and the first insulator. Those portions of each first insulator that are located between the parallel extending gate structures and are present at prospective source regions are self-aligningly removed with using one end side of each gate structure as a part of a mask, so as to expose those portions of the substrate that are located at the prospective source regions. Impurities of a second conductivity type are self-aligningly introduced into each prospective source region with using one end side of each gate structure as a part of a mask to form a fifth insulator on a side wall of each gate structure. Impurities of the second conductivity type are self-aligningly introduced into each of prospective drain regions with using a drain side end of each gate structure as a part of a mask. Conductive layers are formed to contact with surfaces of the exposed drain regions and cover at least those parts of the fifth insulator that are laid on the walls at the drain regions of any two adjacent gate structures with corresponding one of the exposed drain regions between them. Sixth insulator is deposited on the resultant structure and are selectively removed with using the conductive layers as stoppers to make contact holes.
REFERENCES:
patent: 4637128 (1987-01-01), Mizutani
patent: 4728617 (1988-03-01), Woo et al.
patent: 4851365 (1989-07-01), Jeuch
patent: 4868138 (1989-09-01), Chan et al.
Mori Seiichi
Ohshima Yoichi
Chaudhari Chandra
Hearn Brian E.
Kabushiki Kaisha Toshiba
LandOfFree
Method of manufacturing non-volatile semiconductor memories, in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing non-volatile semiconductor memories, in , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing non-volatile semiconductor memories, in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-35876