Etching a substrate: processes – Forming or treating electrical conductor article – Forming or treating of groove or through hole
Patent
1998-02-11
1999-11-02
Powell, William
Etching a substrate: processes
Forming or treating electrical conductor article
Forming or treating of groove or through hole
216 20, B44C 122
Patent
active
059763930
ABSTRACT:
A method of manufacturing a multilayer circuit substrate includes a process of forming via holes in an insulating film, a process of applying an electrically conducting paste obtained by having ultra-fine metal particles disperse in a solvent onto an insulating film, and a process of forming vias composed of a sintered product of ultra-fine metal particles in the via holes by removing the solvent and also sintering the ultra-fine metal particles. The sintered products of the ultra-fine metal particles on the insulating layer is removed (or patterned) by peeling off the protective film stuck to the insulating layer.
REFERENCES:
patent: 3956052 (1976-05-01), Koste et al.
patent: 4148275 (1979-04-01), Benden et al.
patent: 4169001 (1979-09-01), Kaiser
patent: 4218248 (1980-08-01), Snyder et al.
patent: 4435342 (1984-03-01), Wentzell
patent: 4454167 (1984-06-01), Bernot et al.
patent: 4619691 (1986-10-01), Araya et al.
patent: 4802945 (1989-02-01), Opina
patent: 4882245 (1989-11-01), Gerlome et al.
patent: 4957061 (1990-09-01), Ando et al.
patent: 5286927 (1994-02-01), Ueno et al.
patent: 5292624 (1994-03-01), Wei
patent: 5294242 (1994-03-01), Zurecki et al.
patent: 5407511 (1995-04-01), Nakatani et al.
patent: 5531020 (1996-07-01), Durand et al.
patent: 5573632 (1996-11-01), Shimizu et al.
Fujitsu Limited
Powell William
LandOfFree
Method of manufacturing multilayer circuit substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing multilayer circuit substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing multilayer circuit substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2130458