Liquid crystal cells – elements and systems – Particular structure – Having significant detail of cell structure only
Reexamination Certificate
2007-06-25
2010-02-09
Schechter, Andrew (Department: 2871)
Liquid crystal cells, elements and systems
Particular structure
Having significant detail of cell structure only
C349S048000, C349S054000, C349S138000, C349S143000, C349S148000, C349S187000
Reexamination Certificate
active
07659958
ABSTRACT:
A gate wire is formed on the insulating substrate. The gate wire has gate lines, first and second gate electrodes connected to the gate lines, and gate pads. A gate insulating layer, first and second semiconductor layers and an ohmic contact layer are sequentially formed thereon. A data wire is formed on the ohmic contact layer. The data wire has first and second data lines, data line connectors, first and second source electrodes, first and second drain electrodes, and data pads. A passivation layer is formed on the data wire, and has contact holes respectively exposing the first and the second drain electrodes, and the gate and the data pads. Pixel electrodes, and subsidiary gate and data pads are formed on the passivation layer. As described above, the data line is provided at opposite sides of the pixel area so that variation in the pixel voltage due to the parasitic capacitance between the partitioned areas with different degree of misalignment is reduced. In addition, two TFTs are provided in each pixel area so that the parasitic capacitance between the gate and the drain electrodes in two respective partitioned areas with left-biased and right-biased misalignment is kept to be constant. In this way, the pixel voltage variation between the two partitioned areas is reduced to prevent non-uniformity in the brightness.
REFERENCES:
patent: 4368523 (1983-01-01), Kawate
patent: 4820222 (1989-04-01), Holmberg et al.
patent: 5173792 (1992-12-01), Matsueda
patent: 5825438 (1998-10-01), Song et al.
patent: 6411346 (2002-06-01), Numano et al.
patent: 6532054 (2003-03-01), Ohmuro et al.
patent: 6762802 (2004-07-01), Ono et al.
patent: 6839099 (2005-01-01), Fukunishi
patent: 6862052 (2005-03-01), Kim
patent: 03121422 (1991-05-01), None
patent: 10268349 (1998-10-01), None
patent: 2000305113 (2000-11-01), None
patent: 2001201750 (2001-07-01), None
patent: 2001312222 (2001-11-01), None
F. Chau & Associates LLC
Samsung Electronics Co,. Ltd
Schechter Andrew
LandOfFree
Method of manufacturing liquid crystal display and thin film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing liquid crystal display and thin film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing liquid crystal display and thin film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4235350