Method of manufacturing flat panel backplanes including electros

Details Method of manufacturing flat panel backplanes including electros Method of manufacturing flat panel backplanes including electros

1989-07-12

1991-05-28

Ramsey, Kenneth J.

Electric lamp or space discharge component or device manufacturi

Process

With assembly or disassembly

357 2313, 437 56, H01L 4500

Patent

active

050190024

ABSTRACT:
Flat panel displays are provided including protection from electrostatic discharge (ESD) during manufacture and thereafter. At least one ESD guard ring is provided to protect the active elements of the display from the potential discharge between the row and column lines. An internal ESD guard ring is coupled to the row and column lines via shunt transistors. An external ESD guard ring is coupled to the row and column lines via a resistance. Both of the guard rings can be provided; however, the external guard ring is removed prior to completion of the display.

REFERENCES:
patent: 4455739 (1984-06-01), Hynecek
patent: 4586242 (1986-05-01), Harrison
patent: 4714949 (1987-12-01), Simmons et al.
patent: 4736271 (1988-04-01), Mack et al.
patent: 4803536 (1989-02-01), Tuan

Affiliated with

Also associated with

Rating

Method of manufacturing flat panel backplanes including electros does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing flat panel backplanes including electros, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing flat panel backplanes including electros will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-32701