Fishing – trapping – and vermin destroying
Patent
1990-10-15
1992-10-06
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 48, 437 51, 437 56, H01L 21265, H01L 2170
Patent
active
051531437
ABSTRACT:
The present invention relates to an integrated circuit which includes complementary MOS transistors (e.g., a CMOS circuit), an EEPROM, and to a method of making the integrated circuit. The EEPROM is incorporated in the circuit in such a manner that it does not adversely affect the high performance, low voltage operation of the CMOS circuit. Also, the EEPROM is designed so that it is programmable at a low voltage which is compatible with the low voltages typically used with the CMOS circuit. The EEPROM includes a floating gate and a control gate which have a large area of overlap so as to provide a high capacitance therebetween. This provides a high ratio (e.g., about two or greater) of the floating gate to control gate capacitance divided by the floating gate to substrate capacitance to provide the EEPROM with the low voltage operation. To make the integrated circuit, standard CMOS process steps using design rules of about two microns or less are used to make the MOS transistors. Additional steps are inserted in the standard CMOS process to form the EEPROM. The additional steps are inserted in such a manner so as not to adversely affect the operating characteristics of the resulting MOS transistors. For this purpose, any additional steps for forming the EEPROM which are carried out at a temperature of greater than 900.degree. C. are done so before the gate silicon dioxide layer of the MOS transistors is formed, and any further steps for forming the EEPROM are carried out at temperatures no greater than 900.degree. C.
REFERENCES:
patent: 4608585 (1986-08-01), Keshtbod
patent: 4701776 (1987-10-01), Perlegos et al.
patent: 4784966 (1988-11-01), Chen
patent: 4794565 (1988-12-01), Wu et al.
patent: 4822750 (1989-04-01), Perlegos et al.
patent: 4851361 (1989-07-01), Schumann et al.
patent: 4910565 (1990-03-01), Masuoka
patent: 4982377 (1991-01-01), Iwasa
patent: 4989053 (1991-01-01), Shelton
patent: 5023694 (1991-06-01), Yeh
patent: 5036018 (1991-07-01), Mazzali
patent: 5057448 (1991-10-01), Kuroda
Rusch Randy A.
Schlais John R
Simacek Thomas H.
Chaudhuri Olik
Delco Electronics Corporation
Trinh Loc Q.
Wallace Robert J.
LandOfFree
Method of manufacturing CMOS integrated circuit with EEPROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing CMOS integrated circuit with EEPROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing CMOS integrated circuit with EEPROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1188802