Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Reexamination Certificate
1999-02-16
2001-01-23
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
Reexamination Certificate
active
06177327
ABSTRACT:
CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 88100646, filed Jan. 16, 1999.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of manufacturing a semiconductor device. More particularly, the present invention relates to a method of manufacturing a capacitor for a mixed-mode circuit device.
2. Description of the Related Art
A mixed-mode circuit device typically includes a circuit comprising both digital and analog devices on a logic area of a semiconductor chip. The digital devices include inverters, adders, and the analog devices include amplifiers and analog-to-digital converters. The digital and analog devices further comprise elementary devices such as MOS transistors and capacitors.
Typically, the process for manufacturing the MOS transistor and the capacitor in the mixed-mode circuit device comprises the steps of forming an insulating layer on the substrate to define an active region of the MOS transistors. A field oxide layer is formed on the substrate to isolate the adjacent devices from each other. A patterned first conductive layer used as the bottom electrode of the capacitor is formed on the field oxide layer. Then, a thermal oxidation process is performed to simultaneously form a gate oxide layer on the active region and an oxide layer on the top surface and the sidewall of the patterned first conductive layer. Next, a second conductive layer is formed over the substrate. Thereafter, the second conductive layer is patterned to form a gate electrode on the gate oxide layer and an upper electrode of the capacitor on the oxide layer above the bottom electrode.
However, after the second conductive layer is patterned to finish the process for fabricating the capacitor, conductive residuals with a size of about 0.4-0.5 micrometers remain on the substrate around the bottom comer of the patterned first conductive layer, which is the bottom electrode. The conductive residuals lead to the bridging effect between two gates respectively belonging to two adjacent MOS transistors. Because of the bridging effect, the faulty operations of the devices easily occur, the functions of the devices fail and the yield is low.
Usually, in order to overcome the bridging problem caused by the conductive residuals, a relatively large allowance space between the MOS transistor and the capacitor in the mixed-mode circuit device according to the design rule is used to avoid the bridging effect. Nevertheless, the relatively large allowance space disrupts the enhancement of the integration of the devices and lead to the consumption of the wafer spaces.
Moreover, in a conventional mixed-mode circuit device, the capacitors are centrally formed in the same region on the wafer, so that the wires used to respectively electrically couple the capacitors and the MOS transistors are very long. This leads to the increase of the resistor capacitor time delay (RC time delay). In order to overcome the problem caused by the long wires, the capacitors are formed apart in the different region on the wafer to decrease the distance between the capacitors and the MOS transistors. Therefore, the length of the wires and the RC time delay can be reduced. Nevertheless, since the capacitors are formed apart in the different region on the wafer, the bridging effect between two adjacent gates due to the conductive residuals becomes more serious and the yield becomes lower. Additionally, the integration is greatly disrupted by the allowance spaces according to the design rule.
SUMMARY OF THE INVENTION
The invention provides a method of manufacturing a for a mixed-mode circuit device. By using the invention, the bridging effect caused by the conductive residuals can be overcome and the integration of the devices can be greatly increased.
To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a method of manufacturing a capacitor for a mixed-mode circuit device. A substrate having an isolation region and a device region having a MOS transistor is provided. A bottom electrode is formed on the isolation region. A spacer is formed on a sidewall of the bottom electrode. A dielectric layer is formed on the bottom electrode. A conductive layer is formed over the substrate. The conductive layer is patterned to form an upper electrode. Since the spacer is formed on the sidewall of the bottom electrode, the bridging effect caused by the conductive residuals can be eliminated. Moreover, the allowance spaces between the MOS transistor and the capacitor for the spacer in the mixed-mode circuit device according to the design rule are relatively small. Therefore, the integration of the devices is greatly increased.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
REFERENCES:
patent: 5918119 (1999-06-01), Huang
patent: 5940713 (1999-08-01), Green
patent: 5966600 (1999-10-01), Hong
Fourson George
Garc{acute over (i)}a Joannie A.
Huang Jiawei
J C Patents
United Semiconductor Corp.
LandOfFree
Method of manufacturing capacitor for mixed-moded circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing capacitor for mixed-moded circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing capacitor for mixed-moded circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2435453