Semiconductor device manufacturing: process – Making regenerative-type switching device – Having structure increasing breakdown voltage
Reexamination Certificate
1999-12-07
2001-10-09
Chaudhuri, Olik (Department: 2814)
Semiconductor device manufacturing: process
Making regenerative-type switching device
Having structure increasing breakdown voltage
C438S185000, C438S222000, C438S542000
Reexamination Certificate
active
06300171
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of manufacturing an integrated edge structure for high voltage semiconductor devices, and to the related integrated edge structure.
2. Discussion of the Related Art
High voltage semiconductor devices, for example MOS-gated power devices, include PN junctions which must withstand high reverse voltage. Most of PN junctions fabricated by planar technology essentially consist of a first semiconductor region of a given conductivity type diffused into a second semiconductor region of opposite conductivity type.
A depletion region is associated with the PN junction, which can be considered as made up of two regions, a first one along the plane portion of the junction, a second one at the edges of said plane portion. The electric field has a different behavior in the two regions. In the plane portion the equipotential lines are parallel to the junction, the maximum electric field is located at the junction and the breakdown occurs when it reaches the critical value E
CR
. At the junction edges, because of the finite junction depth, the equipotential lines are curved, and spaced closer together than in the plane portion. As a consequence, the electric field increases, higher electric fields are associated with smaller curvature radii, i.e. a shallower junction. The breakdown voltage of a PN diffused junction is usually lower than that of the corresponding plane junction, since the electric field in the edge region is much higher. The ratio between the breakdown voltage of the edge and the plane portion is thus below unity.
Several techniques have been developed to increase the ratio, essentially by changing the size of the depletion layer to avoid local increases in the electric field which can lead to early breakdown.
For example GB-A-2163597 describes a technique wherein one or more high resistivity rings are provided around the lateral edges of the junction; in this way the depletion layer spreads over wider regions, so that the spatial charge distribution is widened and the electric field is consequently reduced. The rings are formed by implantation and diffusion of dopants; by controlling the implanted dose and the diffusion process, it is possible to achieve the desired resistivity. Two or more concentric rings, with increasing resistivity from the inner to the outer one, are necessary when the device must withstand high reverse voltages. However, peaks in the electric field value are observed at the interface between two rings, and at the edge of the outer ring. An increase in the number of rings leads to larger spreading of the depletion layer, and the peaks in the electric field are lowered.
Other techniques used for reducing the electric field include rings with high junction depth, floating rings and so on.
In view of the state of the art described, it is an object of the present invention to provide a method of manufacturing an integrated edge structure for high voltage semiconductor devices.
SUMMARY OF THE INVENTION
According to the present invention, this and other objects are achieved by a method of manufacturing an edge structure for a high voltage semiconductor device, comprising a first step of forming a first semiconductor layer of a first conductivity type, a second step of forming a first mask over the top surface of said first semiconductor layer, a third step of removing portions of said first mask in order to form at least one opening in it, a fourth step of introducing dopant of a second conductivity type in said first semiconductor layer through said at least one opening, a fifth step of completely removing said first mask and of forming a second semiconductor layer of the first conductivity type over said first semiconductor layer, a sixth step of diffusing the dopant implanted in said first semiconductor layer in order to form a doped region of the second conductivity type in said first and second semiconductor layers, repeating at least one time the second step up to the sixth step in order to form a final edge structure comprising a number of superimposed semiconductor layers of the first conductivity type and at least two columns of doped regions of the second conductivity type, said columns being inserted in said number of superimposed semiconductor layers and formed by superimposition of said doped regions subsequently implanted through the mask openings, the column near said high voltage semiconductor device being deeper than the column farther from said high voltage semiconductor device.
REFERENCES:
patent: 5633180 (1997-05-01), Bajor
patent: 5798187 (1998-08-01), Ronsisvalle
patent: 5900662 (1999-05-01), Frisina et al.
patent: 5963798 (1999-10-01), Kim et al.
patent: 6010926 (2000-01-01), Rho et al.
patent: A-0 413 256 (1991-02-01), None
patent: A-0 757 382 (1997-02-01), None
patent: A-2 163 597 (1986-02-01), None
patent: 401223765-A (1989-09-01), None
Patent Abstracts of Japan, vol. 006, No. 264 (E-150), Dec. 23, 1982 & JP-A-57 159060 (Nippon Denki KK).
Patent Abstracts of Japan, vol. 008, No. 081 (E-238), Apr. 13, 1984 & JP-A-59 002344 (Nippon Denki KK).
Patent Abstracts of Japan, vol. 014, No. 036 (E-877), Jan. 23, 1990 & JP-A-01 270346 (Fuji Electric Co. Ltd.).
Patent Abstracts of Japan, vol. 096, No. 010, Oct. 31, 1996 & JP-A-08 167714 (Sanyo Electric Co. Ltd.).
Chaudhuri Olik
Galanthay Theodore E.
Morris James H.
Pham Hoai
STMicroelectronics S.r.l.
LandOfFree
Method of manufacturing an integrated edge structure for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an integrated edge structure for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an integrated edge structure for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2559707