Fishing – trapping – and vermin destroying
Patent
1988-05-23
1990-01-09
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 27, 437 40, 437 50, 437228, 437235, 148DIG163, H01L 21425, H01L 2978
Patent
active
048928380
ABSTRACT:
A method of manufacturing a semiconductor device in which a lateral insulated gate field effect transistor (IGFET) (1) is provided by defining an insulated gate structure (12) on a given surface (3a) of a semiconductor body (3) by providing an insulating layer on the given surface (3a) having a relatively thin region on a first area of the given surface adjoining a relatively thin region (14a) on a second area (31b) of the given surface and providing a conductive layer (15,16) on the insulating layer to define an insulated gate over the first area of the given surface with the conductive layer extending up onto the relatively thick region of the insulating layer. A window (26) is opened in the conductive layer on the relatively thick region of the insulating layer and the insulating layer is then etched isotropically through the window in the conductive layer to form a window (25) in the relatively thick region of the insulating layer thereby leaving part (29) of the conductive layer overhanging the edge of the window in the insulating layer. The conductive layer is then selectively etched with at least the area of the conductive layer spaced from the window masked so as to remove the part (29) overhanging the edge of the window (25) in the insulating layer. Impurities are then introduced using the insulated gate structure (12) as a part of a mask to form a source region (9) aligned with the insulated gate and a drain region (10) aligned with the window in the conductive layer (15, 16).
REFERENCES:
patent: 3676230 (1972-07-01), Rice
patent: 4084987 (1978-04-01), Godber
patent: 4196507 (1980-04-01), Baptiste
patent: 4198250 (1980-04-01), Jecmen
patent: 4235011 (1980-11-01), Butler
patent: 4429237 (1984-01-01), Cranford, Jr. et al.
patent: 4596068 (1986-06-01), Peters, Jr.
patent: 4667395 (1987-05-01), Ahlgren et al.
patent: 4682205 (1987-07-01), Ludilchuize
patent: 4712124 (1987-12-01), Stupp
patent: 4760432 (1988-07-01), Stoisiek et al.
patent: 4774198 (1988-09-01), Contiero et al.
Glogolja et al., "Smart-Sipmos--An Intelligent Power Switch", IEEE Industry Applications Society Annual Meeting, 1986, pp. 429-433.
Fisher Carole A.
Paxman David H.
Hearn Brian E.
Miller Paul R.
Thomas T.
U.S. Philips Corporation
LandOfFree
Method of manufacturing an insulated gate field effect transisto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an insulated gate field effect transisto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an insulated gate field effect transisto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145405