Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2006-06-06
2006-06-06
Zarneke, David A. (Department: 2891)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C029S827000
Reexamination Certificate
active
07056769
ABSTRACT:
The existing IC cards have a disadvantage of difficulty of mass production because an IC chip is supplied on a substrate one at a time. The present invention provides a method of manufacturing by placing a positioning jig having a plurality of openings each of which has a size fit with a semiconductor device, providing a plurality of semiconductor devices on said jig to house the devices into the openings, and fixing on a substrate then cutting the substrate to provide independent electronic devices. When the semiconductor device is in a form of chip, a support member attached to the chip will facilitate the handling of chips.
REFERENCES:
patent: 4063993 (1977-12-01), Burns
patent: 4417413 (1983-11-01), Hoppe et al.
patent: 4879153 (1989-11-01), Ohashi et al.
patent: 5422163 (1995-06-01), Kamiyama et al.
patent: 5524765 (1996-06-01), Gutentag
patent: 5776796 (1998-07-01), Distefano et al.
patent: 5778529 (1998-07-01), Beilin et al.
patent: 5851854 (1998-12-01), Haghiri-Tehrani et al.
patent: 5891384 (1999-04-01), Miyajima
patent: 6013535 (2000-01-01), Moden et al.
patent: 6046499 (2000-04-01), Yano et al.
patent: 6080606 (2000-06-01), Gleskova et al.
patent: 6110806 (2000-08-01), Pogge
patent: 6147662 (2000-11-01), Grabau et al.
patent: 6156587 (2000-12-01), Kayanuma et al.
patent: 6168084 (2001-01-01), Mish
patent: 6173900 (2001-01-01), Yoshigi et al.
patent: 6184475 (2001-02-01), Kitajima et al.
patent: 6203655 (2001-03-01), Fujikawa et al.
patent: 6214640 (2001-04-01), Fosberry et al.
patent: 6224690 (2001-05-01), Andricacos et al.
patent: 6235556 (2001-05-01), MacPherson et al.
patent: 6294822 (2001-09-01), Nakata
patent: 6297075 (2001-10-01), Odajima et al.
patent: 6303471 (2001-10-01), Unno et al.
patent: 6326233 (2001-12-01), Hashimoto
patent: 6335271 (2002-01-01), Fukuyama
patent: 6344824 (2002-02-01), Takasugi et al.
patent: 6357664 (2002-03-01), Zercher
patent: 6365433 (2002-04-01), Hyoudo et al.
patent: 6378774 (2002-04-01), Emori et al.
patent: 6402013 (2002-06-01), Abe et al.
patent: 6412701 (2002-07-01), Kohama et al.
patent: 6440773 (2002-08-01), Usami
patent: 6451623 (2002-09-01), Kawada
patent: 6460773 (2002-10-01), Kaiya et al.
patent: 6509630 (2003-01-01), Yanagisawa
patent: 6569710 (2003-05-01), Pierson
patent: 6660557 (2003-12-01), Usami
patent: 6717544 (2004-04-01), Nagasaku et al.
patent: 6731509 (2004-05-01), Okamoto et al.
patent: 6797543 (2004-09-01), Kasahara et al.
patent: 6804121 (2004-10-01), Fischbach et al.
patent: 6806725 (2004-10-01), Tsui et al.
patent: 08316194 (1996-11-01), None
Antonelli, Terry Stout and Kraus, LLP.
Hitachi , Ltd.
Zarneke David A.
LandOfFree
Method of manufacturing an electronic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing an electronic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing an electronic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640174