Fishing – trapping – and vermin destroying
Patent
1996-04-29
1998-03-03
Niebling, John
Fishing, trapping, and vermin destroying
437922, 148 55, H01L 2170
Patent
active
057233586
ABSTRACT:
Disclosed is an apparatus and method for manufacturing antifuse structures on topographically varying silicon substrates. The antifuse structures are intelligently formed over topographically lower silicon substrate regions such that subsequent via hole etching processes do not over-etch underlying antifuse structures. Also discloses an apparatus and method for designing dummy metallization and polysilicon features in close proximity to antifuse structures such that subsequently deposited dielectric materials are induced to form thicker dielectric layers over antifuse structures. Advantageously, subsequent via hole etching does not substantially remove antifuse structure materials with may cause detrimental ionic contamination or antifuse infant mortality. In this manner, standard via hole etching techniques may be implemented for all inter-layer via holes without concern the concern of over-etching sensitive underlying devices.
REFERENCES:
patent: 4174521 (1979-11-01), Neale
patent: 4420766 (1983-12-01), Kasten
patent: 4441167 (1984-04-01), Principi
patent: 4538167 (1985-08-01), Yoshino et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5106773 (1992-04-01), Chen et al.
patent: 5191241 (1993-03-01), McCollum et al.
patent: 5233206 (1993-08-01), Lee et al.
patent: 5248632 (1993-09-01), Tung et al.
patent: 5258891 (1993-11-01), Sako
patent: 5272666 (1993-12-01), Tsang et al.
patent: 5298784 (1994-03-01), Gambino et al.
patent: 5308795 (1994-05-01), Hawley et al.
patent: 5311039 (1994-05-01), Kimura et al.
patent: 5373169 (1994-12-01), McCollum et al.
patent: 5404029 (1995-04-01), Husher et al.
patent: 5427979 (1995-06-01), Chang
patent: 5434432 (1995-07-01), Spratt et al.
patent: 5502000 (1996-03-01), Look et al.
patent: 5508220 (1996-04-01), Eltoukhy et al.
patent: 5527745 (1996-06-01), Dixit et al.
patent: 5627098 (1997-05-01), Iranmanesh
Chang Joni Y.
Niebling John
VLSI Technology Inc.
LandOfFree
Method of manufacturing amorphous silicon antifuse structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing amorphous silicon antifuse structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing amorphous silicon antifuse structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2246960