Fishing – trapping – and vermin destroying
Patent
1990-04-02
1992-11-24
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437101, 257 59, H01L 21336
Patent
active
051660857
ABSTRACT:
First, a gate metal layer, a gate insulating film, a semiconductor layer, an n-type semiconductor layer, and an ohmic metal layer formed on a substrate in the order mentioned. Then, the film and the layers are patterned into those having the same shape and size. Next, a source metal layer and a drain metal layer are formed on the ohmic metal layer. Further, a portion of the ohmic metal layer, a portion of said source metal layer, and a portion of said drain metal layer are etched, thereby forming a channel portion. Finally, a transparent electrode is formed on the source metal layer, thus manufacturing a TFT. Since the film and the layer, the major components of the TFT, are sequentially formed, and are patterned simultaneously, the TFT can be manufacture with high yield. Further, since the transparent electrode is formed on the uppermost layer, i.e., the source metal layer, the pixel has a great opening ratio.
REFERENCES:
patent: 3765747 (1973-10-01), Pankratz
patent: 3840695 (1974-10-01), Fischer
patent: 3862360 (1975-01-01), Dill
patent: 4115799 (1978-09-01), Luo
patent: 4413883 (1983-11-01), Baraff et al.
patent: 4514253 (1985-04-01), Minezaki
patent: 4582395 (1986-04-01), Morozumi
patent: 4601097 (1986-07-01), Shimbo
patent: 4646424 (1987-03-01), Parks et al.
patent: 4684435 (1987-08-01), Kishi et al.
patent: 4687298 (1987-08-01), Aoki et al.
patent: 4704002 (1987-11-01), Kikuchi et al.
patent: 4704559 (1987-11-01), Suginoya et al.
patent: 4705358 (1987-11-01), Yamazaki et al.
patent: 4732873 (1988-03-01), Perbet et al.
patent: 4733948 (1988-03-01), Kitahara
patent: 4758896 (1988-07-01), Ito
patent: 4776673 (1988-10-01), Aoki et al.
patent: 4778773 (1988-10-01), Sukegawa
patent: 4788445 (1988-11-01), Hatanaka
patent: 4816885 (1989-03-01), Yoshida et al.
patent: 4821092 (1989-04-01), Noguchi
patent: 4853755 (1989-08-01), Okabe
patent: 4862237 (1989-08-01), Morozumi
patent: 4917471 (1990-04-01), Takao et al.
patent: 4928161 (1990-05-01), Kobayashi
patent: 4935792 (1990-06-01), Tanaka et al.
Snell et al., "Application of Amorphous Silicon Field Effect Transistors in Addressable Liquid Crystal Display Panels", Appl. Phys., vol 24, pp. 357-362, 1981.
Weimer, The TFT-A New Thin-Film Transistor, Proceedings of the IRE, pp. 1462-1469, Jun.
Brody et al., IEEE Transactions on Electron Devices, Nov. 1973, vol. ED-20, No. 11, "A 6.times.6 Inch 20 Lines-Per-Inch Liquid-Crystal Display Panel", pp. 995-1001.
Kanbara Minoru
Sato Syunichi
Wakai Haruo
Yamamura Nobuyuki
Casio Computer Co. Ltd.
Wilczewski Mary
LandOfFree
Method of manufacturing a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921410