Fishing – trapping – and vermin destroying
Patent
1995-07-11
1998-02-17
Niebling, John
Fishing, trapping, and vermin destroying
437229, 15666111, H01L 21314
Patent
active
057190720
ABSTRACT:
In a semiconductor device according to this invention, a first insulating film formed on only a pattern formation conductive film on a semiconductor substrate and having a reflectance which is 25% or more and periodically changes in accordance with a change in film thickness of the first insulating film is formed on the semiconductor substrate. A second insulating film having a reflectance which is 25% or more and periodically changes in accordance with a change in film thickness and having a refractive index different from that of the first insulating film is formed on only the first insulating film. A total reflectance of the first and second insulating films is less than 25%. A photosensitive film is formed on the second insulating film and exposed through a reticle to form a predetermined pattern. Etching is performed using the photosensitive film having this pattern to form a conductive pattern.
REFERENCES:
patent: 3884698 (1975-05-01), Kakihama et al.
patent: 4070689 (1978-01-01), Coleman et al.
patent: 4910122 (1990-03-01), Arnold et al.
patent: 5130259 (1992-07-01), Bahraman
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5285102 (1994-02-01), Ying
patent: 5328786 (1994-07-01), Miyazaki et al..
patent: 5441914 (1995-08-01), Taft et al.
patent: 5486719 (1996-01-01), Sugiura et al.
patent: 5580701 (1996-12-01), Lun et al.
R. Mehratra, et al. Proc. SPIE (Mar. 1991) vol. 1463, p. 487-491 (abstract only) "Reduction of the standing wave effect in positive photoresist using an ARC".
Z. Chem, et al. IEEE Trans. Elec. Dev. (Jun. 1993) 40(6) pp. 1161-1165 "A novel and effective PECVD SiO.sub.2 /Sin ARC for Si solar cells".
Sugiura Souichi
Watanabe Hidehiro
Yoshida Seiko
Everhart C.
Kabushiki Kaisha Toshiba
Niebling John
LandOfFree
Method of manufacturing a semiconductor using multi-layer antire does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor using multi-layer antire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor using multi-layer antire will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1783643