Fishing – trapping – and vermin destroying
Patent
1994-09-30
1995-12-26
Thomas, Tom
Fishing, trapping, and vermin destroying
437 47, 437 60, 437233, 437919, H01L 218242
Patent
active
054787688
ABSTRACT:
In a semiconductor memory device comprising a plurality of memory cells each including a switching transistor having a gate electrode and source/drain regions, one or more interlayer insulating layers are deposited on the surface of the substrate. A first conductive layer is deposited on the entire surface of the interlayer insulating layers. The first conductive layer has an etching rate slower than that of the interlayer insulating layers. A first coating film is formed on the entire surface of the first conductive layers. The first coating film and the first conductive layer on the source region are selectively removed by photolithography process to form an opening. A second coating film is formed in the opening to form a spacer on the inner side wall of the opening. The second coating film has an etching rate slower than that of the interlayer insulating layer. A contact hole is made on the source region using the first conductive layer and the spacer as a mask. A second conductive layer is formed in the contact hole and on the surface of the first conductive layer. The second conductive layer makes ohmic contact with the first conductive layer and the source region. The first conductive layer and the second conductive layer are patterned to form a storage electrode of a storage capacitor.
REFERENCES:
patent: 4951175 (1990-08-01), Kurosawa
patent: 5023683 (1991-06-01), Yamada
patent: 5041887 (1991-08-01), Kumagai et al.
patent: 5047817 (1991-09-01), Eimori et al.
patent: 5059548 (1991-10-01), Kim
patent: 5114873 (1992-05-01), Kim et al.
patent: 5126280 (1992-06-01), Chan et al.
patent: 5140389 (1992-08-01), Hashimoto et al.
patent: 5175121 (1992-12-01), Choi et al.
patent: 5180683 (1993-01-01), Eimori et al.
patent: 5194753 (1993-03-01), Kumagai et al.
patent: 5243220 (1993-09-01), Shibata et al.
patent: 5294561 (1994-03-01), Tanigawa
patent: 5389560 (1995-04-01), Park
NEC Corporation
Thomas Tom
LandOfFree
Method of manufacturing a semiconductor memory device having imp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor memory device having imp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor memory device having imp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1368855