Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2007-04-24
2007-04-24
Smoot, Stephen W. (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S675000
Reexamination Certificate
active
11149538
ABSTRACT:
A method for manufacturing a semiconductor integrated circuit device includes the steps of forming an isolation trench in an isolation region of a semiconductor substrate, filling the isolation trench up to predetermined middle position in its depth direction with a first insulating film deposited by a coating method, filling a remaining depth portion of the isolation trench into which the first insulating film is filled with a second insulating film, then forming a plurality of patterns on the semiconductor substrate, filling a trench forming between the plurality of patterns up to predetermined middle position in a trench depth direction with a third insulating film deposited by a coating method, and filling a remaining portion of the trench into which the third insulating film is filled with a fourth insulating film that is more difficult to etch than the third insulating film. The method may also include the step of forming dummy patters in a relatively large isolation region of isolation regions with relatively different planar dimensions before the first insulating film is deposited.
REFERENCES:
patent: 5098856 (1992-03-01), Beyer et al.
patent: 5539240 (1996-07-01), Cronin et al.
patent: 5827782 (1998-10-01), Shih et al.
patent: 6027983 (2000-02-01), Hashimoto et al.
patent: 6060352 (2000-05-01), Sekiguchi et al.
patent: 6121086 (2000-09-01), Kuroda et al.
patent: 6133105 (2000-10-01), Chen et al.
patent: 6143626 (2000-11-01), Yabu et al.
patent: 6255151 (2001-07-01), Fukuda et al.
patent: 6258649 (2001-07-01), Nakamura et al.
patent: 6261883 (2001-07-01), Koubuchi et al.
patent: 6337282 (2002-01-01), Kim et al.
patent: 6483136 (2002-11-01), Yoshida et al.
patent: 2002/0182798 (2002-12-01), Saito et al.
patent: 851463 (1998-07-01), None
patent: 5-114646 (1993-05-01), None
patent: 5-235157 (1993-09-01), None
patent: 8-125008 (1996-05-01), None
patent: H11-145286 (1999-05-01), None
patent: 1994-0004776 (1994-03-01), None
patent: 0165462 (1999-02-01), None
patent: WO 9859372 (1998-12-01), None
Hotta Katsuhiko
Ichizoe Hiroyuki
Maruyama Hiroyuki
Saikawa Takeshi
Sato Hidenori
Antonelli, Terry Stout & Kraus, LLP.
Renesas Technology Corp.
Smoot Stephen W.
LandOfFree
Method of manufacturing a semiconductor integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3741220