Method of manufacturing a semiconductor device whereby a self-al

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437201, 437984, 148DIG19, 148DIG147, H01L 21283

Patent

active

053025520

ABSTRACT:
A method of manufacturing a semiconductor device whereby a layer (12) containing Co or Ni is deposited on a surface (2) of a semiconductor body (1) bounded by silicon regions (3, 4, 5, 6) and regions of insulating material (8, 9), after which the semiconductor body (1) is heated during a heat treatment to a temperature at which the Co or Ni forms a metal silicide with the silicon (3, 4, 5, 6), but not with the insulating material (8, 9). On the surface (2) of the layer (12) containing the Co or Ni, according to the invention, a layer of an amorphous alloy of this metal with a metal from a group comprising Ti, Zr, Ta, Mo, Nb, Hf and W is deposited, while furthermore the temperature is so adjusted during the heat treatment that the layer (12) of the amorphous alloy remains amorphous during the heat treatment. In this way a metal silicide is formed on the silicon regions (3, 4, 5, 6) only and not on the regions of insulating material ( 8, 9) directly adjoining them; in other words, the method yields a self-aligned metal silicide.

REFERENCES:
patent: 3887993 (1975-06-01), Okada et al.
patent: 4912061 (1990-03-01), Nasr
patent: 5047367 (1991-09-01), Wei et al.
Hung, L. S., et al., "Interaction of Amorphous . . . ", J. Appl. Phys., 59(7), Apr. 1986, pp. 2416-2421.
Rastogi, R. S., et al., "Interaction of Amorphous . . . ", J. Appl. Phys., 67(4), Feb. 15, 1990, pp. 1868-1873.
Murarka, S. P., Silicides for VLSI Applications, Academic Press, 1983, pp. 30-37, 168-171.
Wittmer, M., "Barrier Layers: Principles . . . ", J. Vac. Sci. Technol. A2(2), Apr.-Jun. 1984, pp. 273-279.
Tu, K. N., "Shallow and Parallel Silicide Contacts," J. Vac. Sci. Technol., 19(3), Sep./Oct. 1981, pp. 766-777.
Verhaar, R., et al., "Self-Aligned CoSi.sub.2 and . . .", Appl. Surface Science, 38(1989), pp. 458-466.
DeReus, R., et al., "The Crystallization Temperature . . . ", Materials Letters, vol. 9, No. 12, Aug. 1990, pp. 487-493.
European Search Report Appl. No. 92200459.3.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a semiconductor device whereby a self-al does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a semiconductor device whereby a self-al, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device whereby a self-al will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2098512

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.