Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2005-11-08
2005-11-08
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C438S124000, C438S617000
Reexamination Certificate
active
06962836
ABSTRACT:
A semiconductor device comprises a plurality of inner leads extending around a semiconductor chip, a tape substrate supporting the semiconductor chip and joined to respective end portions of the inner leads, wires connecting the inner leads and pads formed on a main surface of the semiconductor chip, a seal portion formed by resin-sealing the semiconductor chip and the wires, and a plurality of outer leads linking in a line with the inner leads and protruded from the seal portion to the exterior of four directions. A relationship between a length (a) of a shorter side of the semiconductor chip and a clearance (b) from the semiconductor chip, to a tip of the inner leads arranged at the farthest location from the semiconductor chip isa≦2b. It is possible to attain a narrow pad pitch, and mount the semiconductor chip formed in a small size, and standardize the lead frame.
REFERENCES:
patent: 5068708 (1991-11-01), Newman
patent: 5177032 (1993-01-01), Fogal et al.
patent: 5304844 (1994-04-01), Horiuchi et al.
patent: 5457340 (1995-10-01), Templeton et al.
patent: 5650663 (1997-07-01), Parthasarathi
patent: 6404067 (2002-06-01), Singh et al.
patent: 5-36862 (1993-02-01), None
patent: 5-160304 (1993-06-01), None
patent: 5-235246 (1993-09-01), None
patent: 6-291217 (1994-10-01), None
patent: 7-153890 (1995-06-01), None
patent: 8-116012 (1996-05-01), None
patent: 11-289040 (1999-10-01), None
patent: 11-514149 (1999-11-01), None
patent: 2000-252404 (2000-09-01), None
patent: WO09/02600 (1997-01-01), None
Miyaki Yoshinori
Suzuki Hiromichi
Mattingly Stanger & Malur, P.C.
Nguyen DiLinh
Pham Long
Renesas Technology Corp.
LandOfFree
Method of manufacturing a semiconductor device having leads... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device having leads..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device having leads... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3502786