Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2009-11-23
2011-11-08
Pham, Thanhha (Department: 2894)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S667000, C257S788000, C257SE23066
Reexamination Certificate
active
08053875
ABSTRACT:
The quality of a non-leaded semiconductor device is to be improved. The semiconductor device comprises a sealing body for sealing a semiconductor chip with resin, a tab disposed in the interior of the sealing body, suspension leads for supporting the tab, plural leads having respective to-be-connected surfaces exposed to outer edge portions of a back surface of the sealing body, and plural wires for connecting pads formed on the semiconductor chip and the leads with each other. End portions of the suspending leads positioned in an outer periphery portion of the sealing body are not exposed to the back surface of the sealing body, but are covered with the sealing body. Therefore, stand-off portions of the suspending leads are not formed in resin molding. Accordingly, when cutting the suspending leads, corner portions of the back surface of the sealing body can be supported by a flat portion of a holder portion in a cutting die which flat portion has an area sufficiently wider than a cutting allowance of the suspending leads, whereby it is possible to prevent chipping of the resin and improve the quality of the semiconductor device (QFN).
REFERENCES:
patent: 6700186 (2004-03-01), Yasunaga et al.
patent: 6700193 (2004-03-01), Shimanuki
patent: 6713849 (2004-03-01), Hasebe et al.
patent: 6809409 (2004-10-01), Fukui et al.
patent: 6894376 (2005-05-01), Mostafazadeh et al.
patent: 2002/0020929 (2002-02-01), Kasuga et al.
patent: 2002/0084518 (2002-07-01), Hasebe et al.
patent: 2003/0001244 (2003-01-01), Araki et al.
patent: 2003/0001249 (2003-01-01), Shimanuki
patent: 2003/0122225 (2003-07-01), Fukui et al.
patent: 2005/0186711 (2005-08-01), Yee et al.
patent: 61-220361 (1986-09-01), None
patent: 06-232195 (1994-08-01), None
patent: 10-242366 (1998-09-01), None
patent: 2000-036556 (2000-02-01), None
patent: 2000-091488 (2000-03-01), None
patent: 2002-91488 (2000-03-01), None
patent: 2000-307049 (2000-11-01), None
patent: 2001-127090 (2001-05-01), None
patent: 2001-156239 (2001-06-01), None
patent: 2002-026223 (2002-01-01), None
patent: 2002-064114 (2002-02-01), None
patent: 2002-083918 (2002-03-01), None
patent: 2002-198482 (2002-07-01), None
patent: 2002-261187 (2002-09-01), None
patent: 2003-031753 (2003-01-01), None
patent: 2003-158234 (2003-05-01), None
patent: 2003-197846 (2003-07-01), None
patent: 2003-332511 (2003-11-01), None
Danno Tadatoshi
Shimizu Yoshiharu
Taya Hiroyoshi
Miles & Stockbridge P.C.
Pham Thanhha
Renesas Electronics Corporation
LandOfFree
Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266503