Semiconductor device manufacturing: process – Making device or circuit emissive of nonelectrical signal – Making emissive array
Reexamination Certificate
2007-02-27
2007-02-27
Pert, Evan (Department: 2826)
Semiconductor device manufacturing: process
Making device or circuit emissive of nonelectrical signal
Making emissive array
C438S073000
Reexamination Certificate
active
10735062
ABSTRACT:
A semiconductor device array comprising highly densely arranged nano-size semiconductor devices is prepared by a simple method. The array comprises a porous body having cylinder-shaped pores formed by removing cylinder-shaped regions from a structure that includes a matrix member formed so as to contain silicon or germanium and the cylinder-shaped regions containing aluminum and dispersed in the matrix member, semiconductor regions formed in the pores, each having at least a p-n or p-i-n junction, and a pair or electrodes, arranged respectively on the top and at the bottom of the semiconductor regions. The semiconductor regions and the pair of electrodes form a plurality of semiconductor devices on a substrate.
REFERENCES:
patent: 3890161 (1975-06-01), Brown, III
patent: 4990988 (1991-02-01), Lin
patent: 5581091 (1996-12-01), Moskovits et al.
patent: 6027796 (2000-02-01), Kondoh
patent: 6602620 (2003-08-01), Kikitsu
patent: 6946597 (2005-09-01), Sager et al.
patent: 2004/0033339 (2004-02-01), Fukutani
patent: 2004/0043208 (2004-03-01), Fukutani
patent: 2004/0048092 (2004-03-01), Yasui
patent: 2004/0144985 (2004-07-01), Zhang et al.
patent: 2005/0032226 (2005-02-01), Natan
patent: 2005/0053773 (2005-03-01), Fukutani
patent: 27 41 954 (1979-03-01), None
patent: H09-157062 (1997-06-01), None
patent: 10-321834 (1998-12-01), None
patent: 2001-162600 (2001-06-01), None
patent: 2001-261376 (2001-09-01), None
patent: WO 03/069677 (2003-08-01), None
patent: WO 03/078685 (2003-09-01), None
patent: WO 03/078687 (2003-09-01), None
patent: WO 03/078688 (2003-09-01), None
Boyes, “Understanding the p-n junction”, 1990, IOP Publishing, Phys. Educ. vol. 25, pp. 53-59.
RC. Furneaux, et al., The formation of controlled-porosity membranes from anodically oxidized aluminum; Nature, vol. 333, p. 147, (1989).
Masuda, “Solid-state Physics”, vol. 31, p. 493, (1996).
X. Duan, et al., Indium Phosphide nanowires as building blocks for nanoscale electronic and optoelectronic devices; Nature, vol. 409, p. 66, (2001).
M. Jacobs, et al., Unbalanced magnetron sputtered Si—A1 Coatings: plasma conditions and film properties versus sample bias voltage; Surface and Coatings Technology, 116-119 (1999) pp. 735-741.
C. D. Adams, et al., Transition from lateral to transverse phase separation during film co-deposition; Appl. Phys. Lett., 59 (20), Nov. 11, 1991, 2535-2537.
M. Atzmon, et al; Phase separation during film growth; J. Appl. Phys. 72 (2), Jul. 15, 1992, 442-446.
C. D. Adams, et al., Monte Carlo simulation of phase separation during thin-film codeposition; J. Appl. Phys. 74 (3), Aug. 1, 1993, 1707-1715.
C. D. Adams, et al; Phase separation during co-deposition of A1-Ge thin films; J. Mat Phys. vol. 7, No. 3, p. 653-666 (1992).
Den Tohru
Fukutani Kazuhiko
Kuriyama Akira
Miyata Hirokatsu
Ogawa Miki
Canon Kabushiki Kasha
Morgan & Finnegan , LLP
Pert Evan
LandOfFree
Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3814597