Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Bipolar transistor
Reexamination Certificate
2005-02-15
2005-02-15
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
Bipolar transistor
C257S183000, C257S187000
Reexamination Certificate
active
06855965
ABSTRACT:
A method of manufacturing a semiconductor component and the component thereof includes forming a dielectric layer (620) over a portion of a passivation ledge (640) in an emitter layer (280) and overlapping a base contact (660) onto the dielectric layer (620).
REFERENCES:
patent: 4839303 (1989-06-01), Tully et al.
patent: 4954457 (1990-09-01), Jambotkar
patent: 5001534 (1991-03-01), Lunardi et al.
patent: 5019524 (1991-05-01), Mitani et al.
patent: 5264379 (1993-11-01), Shikata
patent: 5272095 (1993-12-01), Enquist et al.
patent: 5448087 (1995-09-01), Streit et al.
patent: 5683919 (1997-11-01), Tserng
patent: 5702958 (1997-12-01), Liu et al.
patent: 5710068 (1998-01-01), Hill
patent: 5717231 (1998-02-01), Tserng et al.
patent: 5757039 (1998-05-01), Delaney et al.
patent: 5804877 (1998-09-01), Fuller et al.
patent: 5840612 (1998-11-01), Oki et al.
patent: 5907165 (1999-05-01), Hamm et al.
patent: 6037616 (2000-03-01), Amamiya
patent: 6392258 (2002-05-01), Hirata et al.
patent: 03236224 (1991-10-01), None
patent: 04722 (1992-01-01), None
patent: 052754444 (1993-10-01), None
patent: 2000260975 (2000-09-01), None
H. Lin et al., “Super-Gain AlGaAs/GaAs Heterojunction Bipolar Transistors Using An Emitter Edge-Thinning Design”, American Institute of Physics, appl. Phys. Letter 47(8), Oct. 15, 1985, pp. 839-841.
W. Lee et al., “Effect of Emitter-Base Spacing on the current Gain of AlGaAs/GaAs Heterojunction Bipolar Transistors”, IEEE Electronic Device Letters, vol. 10, No. 5, May 1989, pp. 200-202.
Wolf, S., “Silicon Processing for the VLSI Era, vol. 2”, Process Integration, Sunset Beach, CA, 1990, pp. 486-488.
Abrokwah Jonathan K.
Hill Darrell G.
Sadaka Mariam G.
Flynn Nathan J.
Freescale Semiconductor Inc.
Mandala Jr. Victor A.
LandOfFree
Method of manufacturing a semiconductor component and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor component and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor component and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3453299