Fishing – trapping – and vermin destroying
Patent
1993-02-10
1993-11-16
Thomas, Tom
Fishing, trapping, and vermin destroying
437148, 437164, 148DIG126, H01L 21266
Patent
active
052623394
ABSTRACT:
A semiconductor device comprises a semiconductor substrate, a semiconductor layer of a first conductivity type formed on said semiconductor substrate, a first semiconductor well region of a second conductivity type and second semiconductor well regions of the second conductivity type, the latter two types of regions being formed in said semiconductor layer. The first semiconductor well region is located at the peripheral area of the semiconductor, and the well is deeper than the well of the second semiconductor well regions. Third semiconductor well regions of the first conductivity type are formed in the second semiconductor well regions. Gate electrodes and an emitter (source) electrode are formed at specified positions on the upper surface of the semiconductor device, and a collector (drain) electrode is formed on the bottom surface.
REFERENCES:
patent: 4691435 (1987-09-01), Anantha et al
patent: 4705759 (1987-11-01), Lidow et al.
patent: 4717679 (1988-01-01), Baliga et al.
patent: 4757032 (1988-07-01), Contiero
patent: 4837179 (1989-06-01), Foster et al.
patent: 4996168 (1991-02-01), Ozaki et al.
patent: 5032532 (1991-07-01), Mori et al.
Mori Mutsuhiro
Nakano Yasunori
Yasuda Yasumichi
Chaudhari C.
Hitachi , Ltd.
Thomas Tom
LandOfFree
Method of manufacturing a power semiconductor device using impla does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a power semiconductor device using impla, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a power semiconductor device using impla will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-21964