Metal working – Method of mechanical manufacture – Electrical device making
Patent
1993-09-27
1995-08-15
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
29846, 29852, 174262, H05K 336
Patent
active
054408059
ABSTRACT:
In accordance with the present invention, a circuit assembly is manufactured in an additive process using at least one layer of a fluoropolymer composite material and a conductive material. The conductive layers are plated, and the fluoropolymer composite layers are laminated. The use of the filled fluoropolymeric composite eliminates the need for a barrier metal layer between the insulation and the conductors. A plurality of these circuit assemblies are stacked, one on top of the other. At least, selected exposed locations of the conductive material comprise a diffusible conductive material (e.g., gold). Once stacked the circuit assemblies are subjected to lamination under heat and pressure to simultaneously fuse adjacent fluoropolymer composite material and diffuse adjacent diffusible conductive material together to form an integral multilayer circuit having solid conductive interconnects.
REFERENCES:
patent: 3835531 (1974-09-01), Luttmer
patent: 3953924 (1976-05-01), Zachry et al.
patent: 4075757 (1978-02-01), Malm et al.
patent: 4159222 (1979-06-01), Lebow et al.
patent: 4306925 (1981-12-01), Lebow et al.
patent: 4446477 (1984-05-01), Currie et al.
patent: 4634631 (1987-01-01), Gazit et al.
patent: 4640866 (1987-02-01), Suzuki
patent: 4647508 (1987-03-01), Gazit et al.
patent: 4667220 (1987-05-01), Lee et al.
patent: 4685210 (1987-08-01), King et al.
patent: 4692839 (1987-09-01), Lee et al.
patent: 4702792 (1987-10-01), Chow et al.
patent: 4755911 (1988-07-01), Suzuki et al.
patent: 4788766 (1988-12-01), Burger et al.
patent: 4810332 (1989-03-01), Pan
patent: 4816323 (1989-03-01), Inoue
patent: 4818728 (1989-04-01), Rai et al.
patent: 4849284 (1989-07-01), Arthur et al.
patent: 4868350 (1989-09-01), Hoffarth et al.
patent: 4874721 (1989-10-01), Kimura et al.
patent: 4902606 (1990-02-01), Patraw
patent: 4915983 (1990-04-01), Lake et al.
patent: 4922377 (1990-05-01), Matsumoto et al.
patent: 4926241 (1990-05-01), Carey
patent: 4958258 (1990-09-01), Charruan
patent: 4995941 (1991-02-01), Nelson et al.
patent: 5010641 (1991-04-01), Sisler
patent: 5011580 (1991-04-01), Pan et al.
patent: 5023921 (1991-06-01), Goutte et al.
patent: 5030499 (1991-07-01), Shaheen et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5049974 (1991-09-01), Nelson et al.
patent: 5055425 (1991-10-01), Leibovitz et al.
patent: 5061548 (1991-10-01), Arthur et al.
patent: 5097393 (1992-03-01), Nelson et al.
patent: 5129142 (1992-07-01), Bindra et al.
patent: 5274912 (1994-01-01), Olenick et al.
patent: 5309629 (1994-05-01), Traskos et al.
patent: 5329695 (1994-07-01), Traskos et al.
IBM Technical Disclosure Bulletin; vol. 11, No. 12, May 1969, New York, US, pp. 1676-1677.
International Journal of Microcircuits and Electronic Packaging, vol. 16, No. 2, Second Quarter 1993, Reston, Va., US, pp. 109-116; G. S. Swei et al., "Ultra Thin Fluoropolymer Dielectrics for MCM-L".
J. Tony Pan, Steve Poon, and Brad Nelson, A Planar Approach to High Density Copper-Polyimide Interconnect Fabrication.
J. Tony Pan, High Density Multi-Level Copper Polyimide Interconnects.
Peter Dunbeck, Digital's Multichip Unit: The Performance Packaging Answer, Electronic Design, Aug. 23, 1990, p. 79.
Takaaki Ohsaki, Toyoshi Yasuda, Satoru Yamaguchi and Taichi Kon, A Fine-Line Multilayer Substrate with Photo-Sensitive Polymide Dielectric and Electroless Copper Plated Conductors, 1987, IEEE, pp. 178-183.
MCMs Tech. Rept. No. ILO-007-90-P, Accommodate Multiple via Structures, Japanese Packaging and Interconnect Technology Overview, (1990).
Arthur David J.
Daigle Robert C.
Olenick John A.
Smith W. David
Swei Gwo S.
Arbes Carl J.
Rogers Corporation
LandOfFree
Method of manufacturing a multilayer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a multilayer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a multilayer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2173851