Method of manufacturing a multichip package with increased adhes

Details Method of manufacturing a multichip package with increased adhes Method of manufacturing a multichip package with increased adhes

1988-10-18

1989-10-17

Hearn, Brian E.

Fishing, trapping, and vermin destroying

29830, 29847, 174 524, 361412, H01L 2160

Patent

active

048747211

ABSTRACT:
A method for manufacturing a multichip package including the steps of forming a first polyimide insulating layer on a surface of a ceramic multilayer substrate having a circuit wiring therein, forming a first wiring connected to the circuit wiring of the multilayer substrate with a part of the first wiring being exposed at an open surface of the first polyimide insulating layer, forming a second polyimide insulating layer on a surface of a semiconductor element, and forming a second wiring connected with a circuit wiring of the semiconductor element in the second polyimide insulating layer with a part of the second wiring being exposed at an open surface of the second polyimide insulating layer. The method also includes positioning the semiconductor element on the substrate such that the part of the first wiring and the part of the second wiring oppose each other, and applying a predetermined pressure and a predetermined temperature in a predetermined gas atmosphere for a predetermined time period to cause the first and second polyimide layers to be cured and bonded with each other and to cause the parts of first and second wirings to be adhered to each other by thermal bonding.

REFERENCES:
patent: 3340438 (1967-09-01), Dion et al.
patent: 3436818 (1969-04-01), Merrin et al.
patent: 3968193 (1976-07-01), Langston, Jr. et al.
patent: 4157932 (1979-06-01), Hirata
patent: 4221047 (1980-09-01), Narken et al.
patent: 4231154 (1980-11-01), Gazdik et al.
patent: 4446477 (1984-05-01), Currie et al.
patent: 4616655 (1986-10-01), Weinberg et al.
patent: 4649417 (1987-03-01), Burgess et al.
patent: 4685033 (1987-08-01), Inoue
patent: 4698662 (1987-10-01), Young et al.
patent: 4721831 (1988-01-01), Vora
patent: 4736521 (1988-04-01), Dohya
patent: 4744007 (1988-05-01), Watari et al.
"Copper/Polyimide Materials System for High Performance Packaging", Jensen et al., 0569-5503/84/0000/0073, 1984, IEEE, pp. 73-81.
"The Thin Film Module as a High Performance Semiconductor Package", Ho et al., IBM J. Res. DEVELOP., vol. 26, No. 3, pp. 286-296, (May 1982).

Affiliated with

Also associated with

Rating

Method of manufacturing a multichip package with increased adhes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a multichip package with increased adhes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a multichip package with increased adhes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1743498