Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2005-12-13
2005-12-13
Thompson, Craig A. (Department: 2813)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
Reexamination Certificate
active
06974727
ABSTRACT:
In a molding process, a hybrid integrated circuit substrate is fixed the position of the substrate in a thickness direction. A leadframe is connected, with an upward inclination, to a hybrid integrated circuit substrate and transported into a mold cavity. By horizontally fixing the leadframe by mold dies, the hybrid integrated circuit substrate inclined upward is urged downward by a pushpin. This can fix the position of the hybrid integrated circuit substrate within the mold cavity and integrally transfer-molded.
REFERENCES:
patent: 4822550 (1989-04-01), Komathu
patent: 6157086 (2000-12-01), Weber
patent: 6321734 (2001-11-01), Kaminaga et al.
patent: 2002/0074652 (2002-06-01), Pierce
patent: 959494 (1999-11-01), None
patent: 02171219 (1990-07-01), None
patent: 63253653 (1998-10-01), None
Iimura Junichi
Koike Yasuhiro
Okawa Katsumi
Saito Hidefumi
Fish & Richardson P.C.
Sanyo Electric Co,. Ltd.
Thompson Craig A.
LandOfFree
Method of manufacturing a hybrid integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a hybrid integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a hybrid integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3512402