Fishing – trapping – and vermin destroying
Patent
1988-03-23
1990-01-09
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 41, 437 44, 437 50, 437177, 437179, 437184, 437912, 437984, 148DIG105, 156643, 156646, H01L 21265, H01L 21283, H01L 21314, H01L 2980
Patent
active
048928356
ABSTRACT:
The invention relates to a method of manufacturing a field effect transistor comprising at the surface of a substrate of semi-insulating gallium arsenide W an active n-type active layer (102), on which is formed a gate electrode (G) of the Schottky type having at its lower part (15) the general form of a trapezoid, whose minor base is in contact with the active layer, then comprising on either side of the active layer a region of the n.sup.+ type (101 and 101') constituting the source and drain regions, of which the edges adjacent to the active layer are self-aligned with the edges of the major base of the trapezoid, and moreover comprising source (S) and drain (D) electrodes of the ohmic contact type formed at the surface of the regions of the n.sup.+ type. This transistor is characterized in that the gate electrode is composed of a weakly resistive metallic layer (105) and comprises an upper part (51) disposed on the major base of the trapezoid having a central metallic region (105) and a peripheral zone (106 ) of SiO.sub.2, which projects beyond the surface of the major base of the trapezoid, in that the source (S) and drain (D) electrodes (107) are self-aligned with the outer edges of the peripheral zone (106) of the gate, the latter being at right angles to a layer (103,104) of Si.sub.3 N.sub.4 separating the electrodes from each other.
REFERENCES:
patent: 4694564 (1987-09-01), Enoki et al.
patent: 4774206 (1988-09-01), Willer
patent: 4808545 (1989-02-01), Balasubramanyam et al.
Bohg et al., IBM Technical Disclosure Bulletin, vol. 18, No. 11 (Apr. 1976), pp. 3734-3735.
Gourrier Serge
Rabinzohn Patrick D.
Rocher Christian
Chaudhuri Olik
Miller Paul R.
U.S. Philips Corporation
LandOfFree
Method of manufacturing a field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-145366