Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1975-04-23
1977-07-05
Rutledge, L. Dewayne
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29571, 29578, 148 15, 148174, 357 23, 357 42, 357 59, 357 91, H01L 2122, H01L 21283, H01L 2978
Patent
active
040337979
ABSTRACT:
A circuit comprised of interconnected complementary MIS devices is formed in a common semiconducting substrate by forming a plurality of complementary substrate regions in the common substrate, one region for each device whose source and drain regions are to have the same conductivity type as the common substrate. The other devices whose source and drain regions are to have the opposite conductivity type from that of the common substrate are formed directly therein. Interconnections between the devices are provided by a two-layer grid, the bottom layer of which is comprised of polycrystalline silicon conductors which also serve as the gates for the MIS devices. The top layer of the grid is comprised of a second set of conductors which is insulated from the bottom layer but which makes connection thereto and to the source and drain regions as well as to the complementary substrate at selected points. The regions of the substrate between adjacent MIS devices are covered by an oxide layer which extends both below and above the substrate surface and both ion implantation and the use of a doped oxide is disclosed for forming the complementary substrate regions.
REFERENCES:
patent: 3646665 (1972-03-01), Kim
patent: 3667009 (1972-05-01), Rugg
patent: 3673471 (1972-06-01), Klein et al.
patent: 3673679 (1972-07-01), Carbajal et al.
patent: 3699646 (1972-10-01), Vadasz
Dill Hans G.
Toombs Thomas N.
Hughes Aircraft Company
MacAllister W. H.
Rutledge L. Dewayne
Saba W. G.
Szabo Joseph E.
LandOfFree
Method of manufacturing a complementary metal-insulation-semicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a complementary metal-insulation-semicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a complementary metal-insulation-semicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-575338