Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Including passive device
Reexamination Certificate
1997-12-19
2001-02-13
Nguyen, Tuan H. (Department: 2813)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Including passive device
C438S210000, C438S250000, C438S393000
Reexamination Certificate
active
06187646
ABSTRACT:
BACKGROUND OF THE INVENTION
Field of the Invention
The present invention relates to a line of manufacturing of integrated circuits containing, in particular bipolar and complementary MOS (CMOS) components. This type of line is usually called a BICMOS line.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a BICMOS line wherein the dimensions of an element patterned on a mask can be lower than 0.4 &mgr;m, for example, 0.2 to 0.35 &mgr;m.
A more specific object of the present invention is to provide such a line wherein capacitors of high value are also formed.
To achieve these and other objects, the present invention provides a method of manufacturing of a capacitor in a BICMOS integrated circuit manufacturing technology, including the following steps:
depositing, on a thick oxide region, a polysilicon layer corresponding to a MOS transistor gate electrode,
successively depositing a base polysilicon layer and a silicon oxide layer,
forming an opening in these last two layers,
performing a thermal anneal in an oxidizing atmosphere, to form an oxide layer,
depositing a silicon nitride layer and a spacer polysilicon layer, the width of the opening being small enough for the spacer polysilicon to completely fill up the opening after etching,
depositing an emitter polysilicon layer, and
making a contact with the base polysilicon layer and a contact with the emitter polysilicon layer.
According to an embodiment of the present invention, the thermal oxide layer has a thickness on the order of 10 nm.
According to an embodiment of the present invention, the silicon nitride layer has a thickness on the order of 30 nm.
According to an embodiment of the present invention, the gate and base polysilicon layers are P-type doped and the spacer and emitter polysilicon layers are N-type doped.
The foregoing objects, characteristics and advantages of the present invention will be discussed in detail in the following non-limiting description of specific embodiments, in connection with the accompanying drawings.
REFERENCES:
patent: 4734382 (1988-03-01), Krishna
patent: 4805071 (1989-02-01), Hutter et al.
patent: 5286667 (1994-02-01), Lin et al.
patent: 5395782 (1995-03-01), Ohkoda et al.
patent: 5457062 (1995-10-01), Keller et al.
patent: 5489547 (1996-02-01), Erdeljac et al.
patent: 5633181 (1997-05-01), Hayashi
patent: 0 581 475 (1994-10-01), None
patent: 0 746 032 (1996-12-01), None
French Preliminary Search Report from French Patent Application 96 16065, filed Dec. 20, 1996.
Patent Abstracts of Japan, vol. 95, No. 1, Feb. 28, 1995 & JP-A-06 291262 (Sony Corp.).
Scharf, B.: “BICMOS Process Design For Mixed-Signal Applications” May 10, 1992, Proceedings Of The International Symposium on Circuits and Systems, San Diego, May 10-13, 1992, vol. 6 of 6, pp. 2683-2686, Institute of Electrical and Electronics Engineers.
Galanthay Theodore E.
Morris James H.
Nguyen Tuan H.
SGS-Thomson Microelectroncis S.A.
Wolf Greenfield & Sacks P.C.
LandOfFree
Method of manufacturing a capacitor as part of an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a capacitor as part of an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a capacitor as part of an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2608873